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Abstract
This thesis reports on the analysis, design and implementation of E-band (71-86 GHz) power
amplifiers in InP double heterojunction bipolar transistors (DHBTs) technology intended for next
generation wireless communications systems. The wireless communication context and the typical
requirements of power amplifiers are briefly discussed, pointing out the main limitations arising at
such high frequencies. To extend the power capabilities of the InP DHBT technology, the possibility
of applying the stacked-transistor concept has been investigated in detail. A theoretical analysis
based on the interstage matching between all the single transistors has been developed starting
from the small-signal equivalent circuit. The analysis has been extended by including large-signal
effects and layout-related limitations, which are thoroughly characterized by electromagnetic (EM)
simulations. An evaluation of the maximum number of stacked transistors for positive incremental
power and gain is also carried out. To validate the analysis, two-, three-, and four-stacked matched
power cells have been realized as monolithic microwave integrated ciruits (MMICs) and tested
for E-band operation. For instance, at 81 GHz, the two-stacked transistor power cell exhibits a
small-signal gain of 6.4 dB, a measured maximum output power of 14.3 dBm and a peak power
added efficiency (PAE) of 4.2 %. For the three-stacked transistor, a small-signal gain of 8.3 dB, a
saturated output power of 15 dBm and a PAE of 5.2 % have been obtained at 81 GHz. At the same
frequency, the four-stacked transistor achieves a small-signal gain of 11.5 dB, a saturated output
power of 14.9 dBm and a peak PAE of 3.8 %.
Various power amplifiers featuring parallel power combining have been designed as well. Good
results are obtained from a four-way combined three-stacked configuration and from a two-stage
eight-way combined power amplifier, which achieves an output power higher than 21.4 dBm at
75 GHz.
The InP technology employed in this project is developed at III-V Lab (France) in two different
processes. One is suited for high-speed mixed-signal applications and is denoted as SHARC
process. The other, intended for power amplifiers, is denoted as SAND process. During the course
of the project, III-V Lab’s clean rooms have been relocated in new premises in Palaiseau, leading
to delays and difficulties in wafer fabrication. Albeit all circuits have been designed with SAND
models, the functional fabricated wafers were in SHARC. Back-simulations, however, corroborated
simulations and experimental results.
xv
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CHAPTER 1
Introduction
1.1 Millimeter-wave Characteristics
Millimeter-waves (mm-waves) represent the portion of the electromagnetic spectrum featuring
wavelengths ranging from 1 mm to 10 mm, corresponding to the frequency range in the free
space spanning from 30 GHz to 300 GHz, also known as extremely high frequencies (EHF).
While previously reserved for military and scientific domains, mm-waves have been attracting
great interest in academia and industry during the last decades and are now available also for
commercial use. The primary reason to explore such high frequencies is the availability of large
bandwidths to extend the capacity of currently congested wireless networks. Another motivation is
the possibility to leverage the short wavelengths and achieve high antenna gain and high resolution
in imaging and sensing applications. This trend is made possible thanks to the great advancements
in semiconductor technology, where new devices with small feature size allow unprecedented
frequencies of operation in electronic systems.
Electromagnetic waves experience a power fall-off proportional to the square of the distance
R from the emitting source and inversely proportional to the square of the wavelength λ. This
attenuation is usually expressed in dB by means of the free-space-path-loss (FSPL) as [1]:
FSPL = 10 log10
(4piR
λ
)2
. (1.1)
This relationship could seem a big limitation for mm-waves, as it clearly states that a strong
attenuation occurs as the frequency increases. However, an advantage of mm-waves is that,
given an antenna size, the radiated power can be concentrated in a narrower beam thanks to the
shorter wavelengths so that gain and directivity can be increased significantly to overcome these
losses. Advanced antenna arrays can also be used to form pencil-like beams to establish reliable
connections in point-to-point links ensuring low interference and security against interceptions. An
important limitation for mm-waves is associated to the mechanisms of absorption in the atmosphere,
which cause a power attenuation somehow proportional to the frequency, but with peaks and valleys
depending on the molecular resonance characteristics of oxygen and water vapor [2, 3]. As shown
in Figure 1.1, there are some frequency ranges exhibiting low attenuation (commonly referred to
as atmospheric windows) such as the W-band (75-110 GHz) which are well suited for wireless
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Figure 1.1: Atmospheric attenuation at sea level as a function of frequency [3].
communications and radar applications even at long distances. Other frequency ranges, such as
that around 60 GHz, are characterized by peak levels of attenuation, but many applications exploit
this feature in the realization of short range and indoor wireless networks. Additionally, rain and
humidity can impair the performance of a mm-wave signal traveling in open air and physical
objects can block its propagation. As a consequence, line-of-sight (LOS) connectivity is often
required at mm-wave frequencies.
1.1.1 Applications
The most important use for mm-waves is the wireless transmission of huge amount of data at
high speed and low latency. Within this kind of applications, a distinction can be made depending
on the range of operation: 1) long range wireless transmissions, which include HDTV broadcasting,
backhaul radio links at E-band (71-76 GHz and 81-86 GHz) or satellite communications; 2) short
range wireless communications taking place in the unlicensed industrial-scientific-medical (ISM)
range between 57 and 64 GHz with the standardized WirelessHD; 3) close-proximity wireless
communications which are envisioned to take place even at higher frequencies such as the D-band
(110-170 GHz) for data transfer between consumer appliances or even in PCB-to-PCB (printed
circuit board) and chip-to-chip wireless connections [4].
Millimeter-wave radars have been widely used for military applications, but are now widespread
also in commercial automotive systems such as collision avoidance and obstacle detection. The
frequency band reserved for these applications is between 76 and 81 GHz and allow very high
resolution and precise movements detection. They are often realized as system-on-chip with high
integration technologies.
Human body scanners are becoming popular in airports security systems. With a low transmit
power and a frequency range around 94 GHz, they are able to detect dangerous objects and cause
no harm for the human body. Low intensity mm-waves have been proved also beneficial in medical
applications such as pain treatment between 40 and 70 GHz [5].
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Figure 1.2: Mobile data traffic forecasts by Cisco [9]
1.2 E-band Communication Systems
The E-band is favorable for high-rate and long-range wireless communications due to the small
atmospheric attenuation (only about 0.5 dB/km). With a total frequency allocation of 10 GHz
(71–76 GHz and 81–86 GHz) it allows data speeds up to 10 Gbps in full duplex configuration
envisioned for backhaul cellular networks, broadband Internet access and satellite communications
[6, 7, 8]. Backhaul links are often realized in optical fibers, but in certain situation this solution
can result unfeasible or economically inconvenient and the wireless counterpart represents a viable
alternative. However, attaining comparable data-rates is a big challenge. Until not long ago,
the radio interface between base stations and users’ handsets was the bottleneck for high speed
communications. With the recent advancements of mobile technologies and the increasing number
of users, the data throughput in backhaul networks is growing exponentially. As predicted by the
recent Cisco forecasts on mobile data traffic [9], the total demand will reach volumes as high as 49
Exabytes per month in a few years (Figure 1.2(a)). While the fourth generation (4G) infrastructure
will still be the mainstream (Figure 1.2(b)), new technologies and standards are being developed
in the framework of the upcoming fifth generation (5G), which certainly will heavily rely on
mm-wave frequencies. In order to accommodate such data explosion, backhaul networks should
be scaled accordingly by increasing the number of connections and improving channel capacity.
Complex modulation techniques have been developed recently to increase the spectral efficiency,
but enlarging the available bandwidths represent the ultimate solution for high speed and high
throughput.
Figure 1.3 shows a conceptual diagram with essential components making up a modern wireless
communication front-end employing a complex modulation format such as quadrature amplitude
modulation (QAM), where the in-phase and quadrature baseband signals are denoted by I(t) and
Q(t), respectively. The design always starts with the evaluation of the link-budget, which imposes
a minimum value for the received power in order to achieve robustness and low error rates. In a
point-to-point radio link it can be expressed as [10]:
PRx = PTx +GA,Tx +GA,Rx − FSPL− Latm (dBm). (1.2)
It states that the power PRx at the receiver front-end is proportional to the transmitted power
PTx and the antenna gain of both the transmitter and receiver GA,Tx and GA,Rx, respectively. It
is inversely proportional to the free-space-path-loss FSPL and to the atmospheric attenuation
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Figure 1.3: Conceptual diagram of a modern point-to-point wireless communication system.
Latm. Depending on the required error rate and the particular modulation format, a lower limit
is often imposed on the value of PRx, which in any case should be higher than the noise floor.
As mentioned earlier, antenna gain can be improved as frequency increases so that the effects of
FSPL are partially counterbalanced. Atmospheric windows can be selected to alleviate the effects
of Latm, and this is why the E-band has been selected for relatively long range communications.
What remains is PTx optimization, which is perhaps the biggest challenge in mm-wave wireless
communications as this parameter usually tends to decrease considerably with the increasing
frequency. The ultimate system component delivering transmit power to the transmit antenna is the
power amplifier (PA), whose task is to boost the strength of the modulated signal and whose design
is one of the most critical part in mm-wave wireless communication systems. To have an idea of
the order of magnitude of the transmitted power required in a practical application, an example is
reported in [27]: a 1-km point-to-point E-band radio link with a 64-QAM modulation format, an
antenna gain of 50 dBi, a receiver sensitivity of -40 dBm and a specified bit error rate (BER) of
10−6 require a transmitted power of approximately 20 dBm. In the receiver front-end, the signal
detected by the antenna is amplified by the low-noise amplifier (LNA) before being demodulated
and reconstructed by the baseband signal processing systems.
1.3 E-band Power Amplifiers
Power amplifiers are needed to increase the power level of the modulated signal to be trans-
mitted, so as to make PTx comply with the requirements of the link-budget. Nowadays, E-band
power amplifiers are usually implemented in monolithic microwave (or mm-wave) integrated circuit
(MMIC) technologies, leveraging the great advancements in semiconductor fabrication processes,
which have allowed recently to achieve high frequency and high power densities. There are several
key performance metrics characterizing power amplifiers. Optimizing all of them at the same time
is often unfeasible and trade-offs have to be taken, favoring one parameter or the other depending on
the particular application and specifications. Some of the most important performance parameters
of power amplifiers are recalled here, emphasizing the context of E-band wireless communications.
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1.3.1 Gain
There are several definitions of power gain and the most important ones for amplifier character-
ization are [12]:
• the operating power gain, defined as the ratio of the power delivered to the output load Pout
to the input power Pin entering the amplifier itself:
GP =
Pout
Pin
; (1.3)
• the available power gain, defined as the ratio of the available power at the output of the
amplifier PAv,a to the power available from the source PAv,s:
GA =
PAv,a
PAv,s
; (1.4)
• the transducer power gain, defined as the ratio of the power delivered to the output load Pout
to the power available from the source PAv,s:
GT =
Pout
PAv,s
. (1.5)
The transducer power gain is the most widely used in power amplifier characterization as it
represents the power “added” to the output load by the presence of the power amplifier compared
to the situation where only the source is present. The transducer power gain definition takes into
account all the mismatches at the input and output, while the operating power gain GP or the
available power gain GA depends only on the output or source load, respectively. In this work,
unless otherwise stated, we characterize power amplifiers with the transducer power gain and
indicate it as G for simplicity.
Being the amplifier a nonlinear element, gain is not constant: at low input power levels it
corresponds to the linear gain; as the power level increases beyond a certain value the gain starts to
drop and eventually reaches zero. This behavior is referred to as gain compression.
At mm-waves, with the transistors operating at frequencies of the same order of magnitude
as the cut-off fT or the maximum frequency of oscillation fmax, gain optimization is extremely
important and is often pursued by cascading two or more amplifier stages. Moreover, to maintain
acceptable levels of gain, Class A or light Class AB bias has to be chosen, so as to ensure also
linear operation over a wide dynamic range. On the other hand, a disadvantage of Class A biasing
is a rather poor efficiency [13].
1.3.2 Output Power
The power delivered to the output load by a power amplifier at a given frequency is defined as:
Pout =
1
2<[Vout · I
∗
out], (1.6)
where Vout and Iout indicate the output voltage and current amplitudes at the specified frequency.
This relation indicates that in order to optimize and increase the transmitted power, the output
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Figure 1.4: Load line principle for the determination of the optimum load impedance of a power
amplifier in Class A bias condition.
voltage Vout and current Iout of an amplifier must be optimized. In all practical devices, the upper
limit for Vout is set by the breakdown voltage BV established by the maximum electric field which
can be sustained without incurring failure. As the current is also constrained within a maximum
value depending on thermal issues and gain degradation, it follows that the output power is limited.
More importantly, in all semiconductors there is an inverse proportionality between these values
and the frequency of operation, as demonstrated by Johnson in [14]. It follows that the power
capabilities of a particular device follow the well known power-frequency squared relationship
[15]:
Pout · f2 = const., (1.7)
which represents a clear limitation for power amplifiers operating at mm-wave frequencies. To
extract the highest possible power from a device, a particular value of the load impedance has to be
chosen in such a way that both Vout and Iout experience maximum swing. This is determined by
the load line approach shown in Figure 1.4. The output characteristics of a transistor, including
breakdown mechanisms, are shown together with the optimum load line in Class A bias condition,
for which Icc = Imax/2 and Vcc = (Vmax + Vk) /2, where Vk is the knee voltage. The optimum
value of the load resistance maximizing the output power is given by:
Ropt =
(Vmax − Vk)
Imax
, (1.8)
and the corresponding output power is:
Popt =
1
8Imax (Vmax − Vk) . (1.9)
In practice, the optimum load is actually a complex one and its determination is carried out by
means of load-pull measurements performed on the device properly biased [13]. In general, the
found value of the optimum load differs from the complex conjugate matching which would
optimize the gain.
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1.3.3 Linearity
In modern wireless communications, power amplifier linearity is one of the most important
parameters. Nonlinearities usually lead to reduced dynamic ranges because of gain compression
and to the generation of spurious frequencies and intermodulation distortion. This can be a serious
problem in wireless transmitters, especially in nonconstant envelope modulations, such as amplitude
shift keying (ASK) and higher order QAM methods, because the information content could result
altered. Moreover, in multicarrier systems such as orthogonal frequency division multiplexing
(OFDM), spurious signals may appear in adjacent channels and interfere with other communication
links. The easiest and most natural approach to avoid as much as possible nonlinearities is a proper
selection of the bias point so as to ensure that voltage and current swings remain as long as possible
in the linear region. Class A operation is the best option to maintain high linearity. However,
reducing the conduction angle not always results in much worse performances in terms of linearity
[13], but the disadvantage would be a reduced gain, which is a precious parameter to preserve at
mm-waves.
Advanced techniques have been developed to reduce the detrimental effects of nonlinearities,
such as feedback, feedforward and digital predistorion. These techniques are extremely difficult to
apply at mm-waves and represent a hot reasearch topic.
1.3.4 Efficiency
Essentially, what a power amplifier does is converting DC power to RF power according to
the stimulus received at the input represented by the input signal to be amplified. How good is
the power amplifier at accomplishing this task is measured by the efficiency. There are several
definitions of efficiency for a power amplfier. The simple ratio between the output RF power and
the DC power is the collector efficiency (or drain efficiency in case the amplifier is implemented on
FET transistors):
η = Pout
PDC
(1.10)
which is usually measured in percentage. Assuming a Class A operation and neglecting the knee
voltage Vk, PDC = VmaxImax/4, and using equation (1.7), it can be found that the theoretical
collector efficiency is 50 %. Practically, and especially in sub-micrometer integrated devices, Vk can
be a significant percentage of the bias voltage Vcc, so the theoretical 50 % is quite optimistic. The
efficiency can be considerably increased with other classes of operation and can reach theoretical
values of 100 % in switchmode power amplifiers.
A more meaningful and useful definition of efficiency is the power-added efficieny which takes
into account also the power contribution of the input RF signal:
PAE = Pout − Pin
PDC
= η
(
1− 1
G
)
. (1.11)
It is generally observed that PAE decreases rapidly with frequency as a consequence of power and
gain degradation. Conversely, PAE increases with input power up to a peak value which is reached
when the amplifier is strongly saturated.
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1.4 Semiconductor Technologies
Great advancements have been achieved during the last few decades in semiconductor de-
vice technology. High resolution photolithography and new sophisticated techniques for layer
deposition have permitted cost-effective fabrication of highly down-scaled transistors featuring
cut-off frequencies up to the terahertz region [17]. Several technologies exist which are suitable for
power applications [18]. The choice of one over the other is based on the particular application
and performance specifications, such as power capabilities, maximum frequency of operation,
thermal conductivity, reliability, costs. First of all, material properties constitute the primary
factor determining the performance of a particular device. The physical parameters of interest for
mm-wave applications are the electron and hole mobilities µn and µp, which determine, together
with the saturation velocity vsat, the carrier transport properties. The intrinsic breakdown field EB
and the thermal conductivity K are also important for power applications. To evaluate and compare
different semiconductor materials, some figures of merit have been devised. The most widely used
to assess power capabilities is the Johnson figure-of-merit [14, 19]:
JFOM = EBvsat2pi . (1.12)
At high frequencies, compound semiconductor materials are often preferred for their better
carrier transport characteristics and isolating substrates, which allow the realization of high-Q
passive components. To further enhance the performances, heterojunction structures and advanced
techniques of band-gap engineering are used to design high performance devices such as heterojunc-
tion bipolar transistors (HBTs) and high electron mobility transistors (HEMTs). Gallium arsenide
(GaAs) is one of the earliest technologies having been developed for MMIC power amplifiers and
currently exhibits moderate power capabilities up to the W-band [20, 21]. Silicon-based technolo-
gies have been usually relegated to low frequency applications, but recently silicon germanium
(SiGe) HBTs have been introduced in BiCMOS environments having high levels of integration.
Research efforts in this context have been deployed to overcome the limited breakdown voltage,
and power amplifiers with good performances have been demonstrated up to 120 GHz [22]-[24].
Even the traditional CMOS process is finding application for power amplification at mm-waves and
the silicon-on-insulator (SOI) process has been developed to alleviate substrate losses [25]-[27].
Recent breakthroughs in mm-wave power amplifiers are represented by the recent advent of
gallium nitride (GaN) and indium phosphide (InP) technologies, the former having the highest
JFOM. MMIC power amplifiers implemented on GaN have been demonstrated exhibiting output
power levels higher than 30 dBm up to 96 GHz [28, 29]. On the other hand, InP devices are
the fastest transistors. Due to the significant downscaling of the features size, both InP HEMTs
and HBTs have demonstrated fmax values exceeding 1 THz [30]. Double heterojunction bipolar
transistors (DHBTs) exhibit even superior performance owing to the wide bandgap InP collector
and higher power densities. Thermal effects, however, can degrade the overall capabilities and some
research groups are investigating the possibilities of using heat spreader layers such as diamond
[36].
A survey and comparison of the most significant results on mm-wave power amplifiers reported
during the last few years can give an explanatory picture of the different capabilities and progress of
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Figure 1.5: State of the art of millimeter-wave power amplifiers for different technologies recently
published [20]-[38].
the main technologies. Such a comparison is shown in Figure 1.5, where the output power obtained
at MMIC level are reported.
1.5 Thesis Overview
This work describes the analysis and design of E-band power amplifiers implemented in InP
DHBT technology realized at III-V Lab, France.
In Chapter 2, the InP DHBT technology used in this project will be described. The main
features of the active devices are reported for the two different processes available at III-V Lab.
One process is optimized for high-speed mixed-signal applications and is denoted as “SHARC”
process; the other one is optimized for power applications and is denoted as “SAND” process.
Single- and multi-finger devices will be described and some details on their modeling will be given.
Ballasted devices will be also introduced. A description of the back-end-of-line (BEOL) and the
design kit of this technology follows.
In Chapter 3, the analysis and design of the basic power cells are reported. The main focus
here is the invesetigation of the applicability of the stacked-transistor topology to InP DHBT
technology and the existing limitations of this approach will be discussed. The analysis is first
based on the small-signal model of transistors and is then extended to large-signal model and layout
optimization.
The analysis conducted in Chapter 3 is validated by experimental results reported in Chapter
4, where matched MMIC power cells are described together with measurements.
Some of the power cells described in Chapter 3 are used as building blocks and combined
together for the implementation of larger MMIC power amplifiers. These circuits are presented in
Chapter 5. To enhance the output power, four- and eight-way parallel power combining techniques
are employed and, to improve the gain, two-stage MMIC power amplifiers are designed.
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Although all the designs have been optimized using SAND transistor models, the MMIC
circuits have been realized and measured on the SHARC process. To validate the design approach,
back-simulations have been carried out on SHARC models. SHARC and SAND simulations have
been compared to better evaluate the performance differences between the two processes.
A brief discussion on the obtained results and an outlook to perspective works are given in the
concluding Chapter 6.
CHAPTER 2
InP DHBT Technology
Indium phosphide (InP) is an important III-V compound semiconductor with favorable physical
and electronic properties for use in microwave and mm-wave devices. Some of the most important
characteristics of InP are high peak electron velocity, high electric breakdown field, and relatively
high thermal conductivity [39]. It is usually used as substrate for epitaxial growth of lattice-matched
layers to form heterostructures for today’s high performance devices. Moreover, its high resistivity
makes it well suited as semi-insulating substrate for high quality passive components in MMIC
designs.
The birth of heterojunction bipolar transistors (HBTs) dates back to the 1950s from an invention
by Kroemer [40]. The main difference with respect to the homojunction counterpart is that the
emitter is made of a different material with a wider band-gap than the base region. The desired
effect is the creation of a potential barrier in the valence band which prevents minority carriers
from the base diffusing into the emitter region, thus increasing the current gain. As a consequence,
the base can be highly doped so as to reduce the base resistance and hence increase the maximum
oscillation frequency fmax. If another heterojunction is grown at the base-collector interface, a
double HBT (DHBT) is formed. In this case, the same wide band-gap semiconductor material of the
emitter is usually used for the collector so a high breakdown voltage results, which is particularly
attractive for power applications [41].
To attain mm-wave and terahertz frequencies, the size downscaling of devices is a fundamental
step for reducing carriers transit time and charge storage effects [42]. InP HBTs with 130 nm emitter
width are currently achieving frequencies of operation into the terahertz band and a breakdown
voltage BVceo ≈ 3.5 V [30]. Yet another interesting InP DHBT process is that reported in [43],
where a breakdown voltage of BVceo ≈ 12 V and fmax = 470 GHz are reported for transistors
having 250 nm of emitter width. Interesting performances are also obtained by an antimonide-based
InP DHBT technology [44]. With an emitter area of 0.3× 4.4µm2, these devices feature maximum
oscillation frequencies in excess of 700 GHz and a breakdown voltage of 5 V.
11
12 CHAPTER 2. INP DHBT TECHNOLOGY
(a) (b)
Figure 2.1: Representation of the InP DHBT develeoped at III-V Lab: (a) cross section and (b)
SEM image of a single-finger device.
2.1 InP DHBT Technology at III-V Lab
The InP DHBT technology used in this work is developed at III-V Lab, France. It was first
intended for high-speed mixed-signal systems and optical communications [45]. Through the
years, several optimization steps have been undertaken in an attempt to ameliorate its frequency
performances. A great amount of efforts have been addressed also to adapt this technology for
mm-wave power amplifiers [47]. As a result, two different processes are currently available –
internally denoted as SHARC and SAND processes – tailored for high-speed mixed-signal and
analog power applications, respectively. A basic description of the DHBT devices from the two
processes is reported in the following, including performance differences and modeling approach.
2.1.1 DHBT Structure
In Figure 2.1(a), a simplified cross section of the InP DHBT is shown and a SEM image
of a single-finger device is reported in Figure 2.1(b). The epitaxial material is grown by Gas
Source Molecular Beam Epitaxy (GSMBE) on a three-inch 600-µm thick semi-insulating InP
substrate. The layer structure consists of a 40 nm InP emitter, a 30 nm highly carbon-doped
and compositionally graded InGaAs base and a composite collector. The collector includes a
non-intentionally doped (nid) InGaAs spacer, a highly doped InP region and a low doped InP layer.
The low-doped InP layer is used to fully deplete the collector at low bias. The emitter width is
0.7 µm and different emitter lengths are available from 5 µm to 10 µm. In this project, dealing
with power amplifiers, only 10 µm emitter lengths have been considered for the higher power
capabilities.
The two parameters which are always considered while evaluating transistors performances are
the cutoff frequency fT , defined as the frequency at which the ac current gain H21 falls to unity,
and the maximum oscillation frequency fmax, which is the frequency where the unilateral power
gain U is unity. To better describe the optimization process of active devices, it is useful to recall
their expressions for an HBT:
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1
2pifT
= τb + τc + rE (Cje + Cbc) + (RE +RC)Cbc, (2.1)
fmax ≈
√
fT
8pi (Rbx (Cbcx + Cbci) +RbiCbci)
(2.2)
where τb and τc are the base and collector transit time respectively, rE is the dynamic base-emitter
resistance divided by the current gain β , Cbc = Cbcx +Cbci is the total base-collector capacitance
comprising the extrinsic and intrinsic components, Cje is the base-emitter junction capacitance, RE
and RC are the extrinsic emitter and collector resistances, respectively, and Rbx and Rbi are the
extrinsic and intrinsic components of the base resistance Rb, respectively. Improving the frequency
performances requires the simultaneous scaling of vertical and lateral dimensions: thinning the
base and collector layers reduces the transit times τb and τc and hence increases fT . However, if
this is not accompanied by a horizontal scaling, the access resistance Rb and the base collector
capacitance Cbc would increase, entailing a decrease of fmax [42]. On the other hand, with a given
emitter width, an increase of fmax can be accomplished by a thicker collector giving a lower Cbc,
provided that a slight degradation of fT can be accepted. This has been, indeed, the approach
followed in this project to tailor the available devices for power amplifier design [47]. The main
parameter to be addressed in the optimization process was the thickness of the low doped n− layer
in the collector. The collector structure has been thickened to lower the parasitic capacitance and
hence increase the value of the maximum oscillation frequency fmax and of the breakdown voltage
BVceo for higher output power, while the horizontal dimensions are kept constant, with the emitter
width being 0.7µm. Thickening the collector layer, however, caused a longer collector transit
time τc which translated in a reduction of the cutoff frequency fT . The two processes currently in
production at III-V Lab, SHARC and SAND, have collector thicknesses of 130 nm and 190 nm,
respectively.
The epitaxy optimization process included also a reduction of the thickness of the etch-stop
InGaAs layer: as its thermal conductivity is quite poor, this layer exacerbates the self-heating
SHARC SAND
(a) (b)
Figure 2.2: Extracted fT and fmax of the SHARC (a) and SAND (b) InP DHBTs with emitter
width of 0.7 µm fabricated in 2015 at III-V Lab [47, 48].
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mechanism, so its thinning helped in extending the safe-operating-area (SOA).
In Figure 2.2, the extracted values of fT and fmax for SHARC and SAND processes are
reported as functions of the bias collector current for different emitter lengths [47, 48] and constant
emitter width of 0.7 µm. The SHARC process exhibits higher values of fT than fmax, the former
approaching 400 GHz and the latter being around 350 GHz. As a result of the optimization process,
the fmax of the SAND process is significantly improved, but at the expense of a reduction of the
fT values. The breakdown voltages BVceo has improved from 5 V to 7 V, resulting in an extended
SOA.
An emerged drawback of collector thickening is an increased conduction band offset at the
base-collector junction which exacerbates the current blocking mechanism [47]. Another effect is
a flattening of the conduction band at the collector region. The combination of these two effects
translates in a higher collector resistance and a higher knee voltage of the output characteristics for
the SAND process.
2.1.2 Single-Finger Device Modeling
In Figure 2.3, the equivalent circuit model of a single-finger InP DHBT used in the design
process of power amplifiers is reported. It represents the UCSD HBT model improved with a
bias-dependent intrinsic collector resistance Rci as demonstrated in [49]. It is implemented in
Keysight ADS by means of an eleven-port symbolically defined device (SDD) component which
takes into account all the physical peculiarities of HBTs such as the Kirk effect, carrier velocity
modulation and self-heating. The collector current for a common-emitter configuration in forward
active region operation can be expressed as:
IC = IS (T ) e
qVbe
ηkT , (2.3)
where IS (T ) is the saturation current, Vbe is the base-emitter voltage, η is the base-emitter junction
ideality factor, k is the Boltzmann constant, q is the magnitude of the electron charge and T is
Figure 2.3: Improved large-signal UCSD HBT model of a single-finger InP DHBT.
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Figure 2.4: Small-signal model of a single-finger InP DHBT.
the absolute temperature. In (2.3), only the contribution of the base-emitter voltage Vbe has been
considered, while that of the base-collector voltage Vbc has been neglected. This is a reasonable
assumption in forward active operation. The ideality factor η is particularly important for HBT
modeling as it takes into account the band conduction discontinuity at the base-emitter junction.
In fact, besides the drift and diffusion components which are normally present in any bipolar
transistor, the spike in the conduction band may introduce other contributions such as thermionic
emission and tunneling which make the ideality factor η be different from unity [49]. The above
expression emphasizes the fact that the saturation current IS (T ) is temperature dependent. In
turn, the transistor temperature depends on the current flowing through it. To take into account
this temperature feedback mechanism, the large-signal model includes a lumped-element thermal
network as well, which provides a first order estimate of the temperature rise of the transistor as it
functions under high current conditions [50].
In order to evaluate the ac performances of transistors, it is useful to develop a small-signal
model in correspondence of the actual bias condition under which the device is normally operated.
It is often represented as a hybrid pi model so that it can be easily described by small-signal
Y -parameters extracted from S-parameters measurements. Figure 2.4 shows the small-signal
equivalent circuit extracted following the procedure described in [51].
2.1.3 Multiple-Finger Device Modeling
Figure 2.5 shows a simplified schematic representation of the multi-finger model structure
which is often used in power amplifier design. Indeed, it is made of four single-finger models
embedded into a multi-port parasitic network. The most important parasitic elements are the highly
inductive transmission line represented by the emitter strip and the collector to emitter overlap
capacitance ∆C0.
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The simulated output DC characteristics of the four-finger device, which are extensively
used in this project, are reported in Figure 2.6 for the SHARC and SAND technologies. The
base current is varied in steps of 0.4 mA up to 6 mA for the SHARC device and up to 4 mA
for the SAND device. The approximated maximum dissipated power establishing the SOA is
also reported in the plots by the red curve, which is more realistic with respect to the simulated
breakdown. In fact, the large signal model loose some accuracy in predicting the breakdown
and seems quite optimistic compared with the measured results which are being shown in the
following. Besides a slightly higher breakdown voltage for the SAND device, other differences
that can be identified include a higher current gain and a higher knee voltage. The latter is due to
the higher intrinsic collector resistance and represents a drawback for high output power as it limits
the lower excursion of the output voltage swing. For Class A operation the two devices are biased
at (IC, VCC)= (80 mA, 2 V) and (IC, VCC)= (60 mA, 2.4 V), respectively. With these bias settings,
the maximum gain achievable from the two processes are reported in Figure 2.7, where the better
performances of the SAND process are evident. For instance, at 80 GHz, a SAND four-finger
device exhibits 9.1 dB of maximum available gain, against 6.3 dB of the SHARC counterpart. The
four-finger device in the SAND process has been selected in this project for the design of power
amplifiers.
Figure 2.5: Simplified schematic representation of multi-finger model structure.
(a) (b)
Figure 2.6: DC output characteristics of the four-finger device (4× 0.7× 10 µm2) in SHARC (a)
and SAND (b) technologies. The base current is varied in steps of 0.4 mA. The limit of the safe
operating area is indicated by the red line.
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Figure 2.7: Maximum stable gain and maximum available gain of the four-finger transistor in
SHARC and SAND technology biased at (IC, VCC)= (80 mA, 2 V) and (IC, VCC)= (60 mA, 2.4 V),
respectively.
2.1.4 Emitter-Ballasted Multiple-Finger Device Modeling
Multi-finger topologies are usually employed to increase the output power of transistor configu-
rations. However, because of their geometry and process variations, they can experience thermal
instabilities under high power regimes, leading to circuit failures [52]. The mechanisms behind the
onset of thermal instabilities are by now well-known and a common technique to prevent them is
the use of ballasting resistors. Such a technique is employed in this technology in the way described
in [47] and [53]. Ballasting resistors are connected between the emitter contacts and ground as
shown in Figure 2.8 and, by acting as a negative feedback, they counteract the rising of the current
flowing in the fingers in consequence of self and mutual thermal heating. A resulting effect is also
that the total current is equalized among the fingers. All this leads to an extended SOA, so the bias
voltage can be increased and a larger voltage swing is allowed. In the case of ballasted transistors,
Rballast Rballast Rballast Rballast
C
B
E
Figure 2.8: Circuit model of the ballasted multifinger transistors.
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Figure 2.9: Microphotograph of a four-finger ballasted devices with contact pads structure (a)
and extracted physical model with lumped elements [53].
Figure 2.10: Comparison of the measured dc characteristics of a standard four-finger device and a
ballasted one.
the current-voltage characteristic of (2.3) must be modified to take into account the feedback effect
as:
IC = ISe
1
ηVth
(Vbe+ΦRthICVce−ICRE,total), (2.4)
where Vth = kT/q is the thermal voltage, Rth is the self-heating thermal resistance of a single-
finger device, and
Φ = −∂Vbe
∂T
(2.5)
is the thermal electric feedback coefficient defined in [52]. From (2.4), it results that, in order to
avoid thermal effects, the following condition must be satisfied:
RE,total = ΦRthVce, (2.6)
where RE,total = RE + Rballast is the total emitter resistance of the ballasted transistor. The
choice of the value of Rballast is critical: a high value leads to a pronounced feedback effect and is
2.2. PASSIVE STRUCTURES 19
desirable for thermal stability, but it significantly reduce the power gain [55]. It has been found and
discussed in [47] that the optimum value for the present InP DHBT technology is 5 Ω.
The simple schematic of the ballasted transistor shown in Figure 2.8 is a conceptual one.
In reality, the interconnects of the various components must be taken into account for accurate
modeling. A more realistic and detailed model of the ballasted transistor is shown in Figure 2.9(b),
which has been extracted from S-parameter measurements being aware of the particular layout
configuration and parasitics. In Figure 2.9(a), the microphotograph of a ballasted transistor is
shown with its pad structure for measurements purpose. To evaluate the improvements of the power
capabilities, its output characteristics are compared with those of a standard device as reported in
Figure 2.10, where a SOA extension of ≈ 1 V can be seen.
2.2 Passive Structures
Figure 2.11 shows a pictorial representation of the back-end-of-line (BEOL) process of III-V
Lab’s InP DHBT technology. In order to characterize all passive structures and particular layout
configurations, it has been modeled in Keysight ADS for 2.5D electromagnetic (EM) simulations
carried out in Momentum. The modeled representation is shown in Figure 2.12. It is based on
the three TiPdAu metal layers (met1-met3) with conductivity σ = 3.33× 107 S/m and thicknesses
of 0.58 µm for met1 and 1.2 µm for met2 and met3. They are separated by thin polyimide layers
with relative permittivity r = 2.9 and thicknesses of 0.8 µm (between met1 and met2) and 1.2 µm
(between met2 and met3). Dielectric and conductive losses into the polyimide layer are taken
Figure 2.11: Representation of the InP back-ene-of-line.
Figure 2.12: Layer-stack modeling in Keysight ADS for EM-simulation of passive structures.
20 CHAPTER 2. INP DHBT TECHNOLOGY
into account by setting the dissipation factor tanδ = 0.005 and forcing it to follow the Svensson-
Djordjevic model to account for the variations in the frequency domain [56, 57]. Thin-film resistors
(TFR) are realized by means of a NiCr layer having a resistivity of 40 Ω/. A thin (0.18 µm)
Si3N4 insulating layer is also available for metal-insulator-metal (MIM) capacitors between met1
and met2 having a capacitance per unit area of 0.49 fF/µm2.
Several transmission line topologies could be used for matching networks and power combining
implementations. The conventional microstrip line technology, consisting of a topside metal strip
and a metal ground on the backside of the substrate, is not feasible in this technology. Even though
the InP substrate is thinned down to 160 µm to avoid parasitic modes, at mm-waves this is still
a considerable thickness comparable to the wavelength; any ground connection would require a
strongly inductive via hole through the substrate. Moreover, a 50-Ω transmission line with this
approach would require a too wide top metal strip which would limit on-chip integration. For all
these reasons, the conventional microstrip is discarded. Instead, all transmission lines must be
implemented on the topside of the process by means of thin-film structures. In this regard, several
investigations have been conducted in order to establish the most suitable solution taking into
account many aspects, such as losses, dispersion, integration and, not least, ease of implementation.
A thin-film microstrip line (TFML) with signal strip on met3 and ground on met1 or met2 is
quite impractical because many ground cuts and discontinuities would be necessary to accommodate
transistor devices and other passive components. A viable alternative could be the inverted TFML
realized with the ground plane on met3 and the signal trace on either met1 or met2. Because of
the very thin polyimide layers, a characteristic impedance of 50 Ω would require signal strips very
narrow which could result in significant conductive losses. EM-simulations have been carried out
for both cases in order to estimate the performances of inverted TFML structures having around
50 Ω of characteristic impedance. In the former case (signal trace on met1), this value is obtained
with a trace width of 4 µm, corresponding to the minimum feature size established by the design
rules of the technology. In the second case (signal trace on met2), with the same trace width, a much
Figure 2.13: Characteristic impedance (a) and attenuation constant α extracted from EM-
simulation of the inverted TFMLs with signal trace on met1 and met2 with ground on met3.
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lower characteristic impedance could be achieved because of the thinner dielectric. In Figure 2.13,
the characteristic impedance Z0 and the attenuation constant α of the two inverted TFMLs are
compared. After EM-simulations and extraction of the ABCD-matrices, they have been calculated
as:
Z0 =
√
B
C
(2.7)
and
α = cosh−1
(
A
l
)
, (2.8)
where l is the lenght of the line. As can be seen, both structures exhibit significant losses,
especially the one with the signal trace on met2 and thinner dielectric. Such narrow lines result also
problematic in the eventuality of handling dc currents and withstand electromigration issues. Thus,
they are not really favorable for MMIC implementations on this technology and other approaches
have been studied.
An alternative which is attracting considerable interest in MMIC design is the coplanar
waveguide (CPW) structure. This configuration has at least two degrees of freedom (namely
the width of the central conductor and the ground-to-ground spacing) for realizing a given value
of characteristic impedance. A good tradeoff between these two parameters should guarantee
low loss and reasonable size for on-chip integration. In III-V Lab’s InP technology, the best
compromise has been found in a central conductor width of 22 µm and a ground-to-ground spacing
of 44 µm arranged on met2, resulting in a characteristic impedance of Z0 ≈ 50Ω. The wider
central conductor in comparison with the thin-film microstrip ensures lower conductive losses.
Other advantages of the CPW are a lower dispersion and an increased effective permittivity, which
allow for a shorter line with the same electrical length.
Based on the described features of the two technologies investigated (inverted TFML and
CPW), the CPW has been selected for the realization of matching networks and power combiners.
A comparison can be made against the current state-of-the-art process. The InP BEOL of
Teledyne’s process, for instance, can be better exploited for the implementation of thin-film
microstrips. They can leverage a 7-µm BCB layer between met1 and met3 and a 3-µm thick top
metal layer [30]. The higher inter-metal spacing, which allows for a wider signal trace for a given
impedance, and the thicker metals guarantee lower losses.
2.2.1 Design-Kit
A remarkable difficulty in dealing with thin-film CPW on a multilayer technology is the lack of
an accurate modeling for most CAD tools, in contrast with microstrip lines which are available
with parametrized dimensions in most design-kits. Thus, MMIC designs based on CPW technology
must often rely on EM simulations, resulting in a lengthy and cumbersome process whenever a
change has to be made on the circuit topology. In order to mitigate this issue, a library of basic
passive components previously characterized by EM-simulations and relative Touchstone files
have been developed for III-V Lab’s InP technology for use in Keysight ADS environment. All
circuit designs are then based as much as possible on them, except in the case when a particular
cell topology is needed.
22 CHAPTER 2. INP DHBT TECHNOLOGY
(a) (b)
Figure 2.14: Layout and EM-simulation setup of the CPW (a) and ECPW (b) in a ground ring
excitation scheme.
In what follows, a description of the developed design-kit components and their characterization
is briefly described. They include 50 Ω transmission lines, series and shunt MIM capacitors, open
and shorted stubs, and discontinuities such as bending, tee and cross structures. Accurate analysis
and parameter extraction have been carried out following the procedure described in [58] based on
2.5D EM simulations with ground ring excitation schemes performed on ADS Momentum and
extended double delay (L-2L) calibration method.
50 Ω CPW Transmission Line
The ADS library contains standard CPW lines with 22 µm trace width and 44 µm ground-
to-ground spacing which results in a characteristic impedance of Z0 ≈ 50Ω. An elevated CPW
(ECPW) with the central trace on met3 and ground plane on met2 has been also developed in an
Figure 2.15: Attenuation constant α extracted from EM-simulation of the CPW and ECPW lines.
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attempt to reduce conduction losses by means of a wider signal trace of 32 µm and ground-to-
ground spacing of 54 µm, which approximately results in the same characteristic impedance. In
Figure 2.14, the layout and EM-simulation setup with ground ring excitation schemes for the two
type on lines are shown. In Figure 2.15, the comparison of the characteristic impedance Z0 and
attenuation constant α of the two types of CPW lines are reported as a function of frequency. As
can be seen from the plot, the ECPW line exhibits lower loss than the CPW line over the whole
simulation frequency range. In the E-band range, however, this advantage is less pronounced. In
circuit implementations, where the lines are far shorter than 1 mm, the difference between using one
or the other is minimal. 50 Ω CPW and ECPW are provided in the design-kit as circuit components
for schematic level design with parametric length and fixed width.
Discontinuities
In order to accurately predict the circuit performances, matching networks must be accurately
modeled. At mm-waves, even small parasitic elements not carefully taken into account can
negatively impact the design. The InP DHBT library includes also the models of some frequently
used components such as tee junctions, bendings, short and open terminations which have been
extracted from EM-simulations. The 3D layout representation of some discontinuity components
which are widely used are shown in Figure 2.16, where the de-embedding reference planes are
reported as well. The simulated losses associated to the bending structure are approximately 0.2 dB
at 80 GHz. For the tee-junction the attenuation from port 1 to port 2 is around 0.6 dB while the
attenuation from port 1 to port 3 is around 0.8 dB at 80 GHz.
(a) (b)
(c) (d)
reference 
planes
1
2
3
Figure 2.16: 3D layout view of some discontinuities available in the design-kit: (a) bending, (b)
tee-junction, (c) open, (d) short.
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MIM Capacitors
Some specified values of MIM capacitors in both series and shunt configurations are also
modeled and available in the schematic design environment. Their models are also derived from
S-parameters extracted from EM-simulation. In Figure 2.17, the 3D layout of series and shunt
capacitors are shown. The two components are fed by the same CPW line shown above and placed
in a ground opening whose dimensions are dictated by the technology design rules. In order to
prevent the onset of parasitic slot-line modes in correspondence of the ground discontinuities, the
ground planes are connected by means of air bridges. In extracting the model of the MIM capacitors,
a deembedding procedure has been used to remove the contribution of the CPW lines feeding the
components. The reference planes have been chosen as shown in Figure 2.17. The losses associated
with the series capacitance are 0.4 dB and are approximately constant for frequencies higher than
40 GHz.
met1 met2 met3
(a) (b)
reference 
planes
Si3N4 Si3N4
Figure 2.17: 3D layout view of a series (a) and shunt (b) capacitors available in the III-V Lab’s
InP DHBT design-kit.
2.3 Summary
The main characteristics and performances of the III-V Lab’s InP DHBT technology used in
this project have been reported in this chapter. An introduction to the most important physical
properties determining the high frequency performances of transistors has been given. The SHARC
and SAND processes have been introduced highlighting their technological and related performance
differences for the sake of better understanding the behavior of the fabricated power amplifiers
which are presented in the following. Thanks to the thicker collector layer of the SAND process,
higher values of fmax and BVceo can be achieved, making it better suited for power applications.
The UCSD transistor model used for simulation purposes is also briefly described.
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To alleviate the thermal issues affecting the power performance of multifinger transistors,
a ballasting resistive network connected to the emitter contacts has been introduces. Besides
the fundamental theoretical explanation, measurement results have been shown with significant
improvement of the SOA for ballasted transistors, though their maximum gain could be lower
due to the extra resistive losses. An interesting application where such a configuration has been
successfully applied is the common-base stage of a stacked-transistor architecture which is described
in the following chapter.
An illustration of the back-end-of-line (BEOL) and passive components has been given as
well. The choice of CPWs for implementing the matching networks and most of the interconnects
has been motivated by practical issues and lower losses. The thin-film microstrip line (TFML)
alternative revealed too lossy and impractical on this particular technology. For instance, at 80 GHz,
the CPW exhibits around 0.8 dB/mm of attenuation, against more than 2 dB/mm for the TFML
counterpart. A short description of the in-house developed design-kit is finally given with an
illustration of the most used components: bendings, tee-junctions, short and open stubs, and MIM
capacitors.
Thus, this chapter constitutes an important starting point for contextualizing and understanding
the design approach and implementation of the realized MMIC power amplifiers. Such an acquain-
tance with the technology is of fundamental importance for the interpretation of the experimental
results.

CHAPTER 3
Stacked-Transistor Topology
3.1 Introduction
The continuous size downscaling of devices allows to operate at mm-wave and higher fre-
quencies [18], but this entails also a reduction of the sustainable operating voltages and output
power, as predicted by the Johnson limit [14]. Power combining techniques are often needed to
reach acceptable levels of transmitted power. Parallel current combining architectures represent
the mainstream in this regard, but their limited bandwidth and moderate losses can impair the
power amplifier performance. Moreover, their relatively large chip-area occupancy might be an
issue. A viable alternative is the series voltage combining technique, known as stacked-transistor,
where individual voltage swings of the single transistors are summed up in phase while the current
swing remains approximately unchanged in comparison with a single-device power cell. If n is the
number of transistors connected in series, this results in an overall output power n times higher.
Another potential benefit is that the optimum output load, defined as the ratio between the maximum
voltage and current swings, also increases by the same factor, allowing a wider bandwidth and lower
losses in the matching network. The stacked-transistor topology consists of a common-emitter (or
common-source) stage followed by a series of n− 1 common-base (or common-gate) stages. It
differs from the cascode because finite impedances are connected to the base of the common-base
stages, making the base terminals experience a voltage swing to prevent base-collector breakdown.
Collector-emitter breakdown is avoided by making the overall output voltage be equally divided
among all the devices. This architecture has been successfully deployed at RF and microwave
frequencies since its conception a couple of decades ago [59, 60, 61, 62, 63, 64, 65], showing
promising performances in terms of output power, gain, and efficiency. More recently, many
research efforts have been exerted to extend the stacked-transistor concept at higher frequencies
and into the millimeter-wave range [23, 67, 68, 69, 70, 71]. An important condition to be satisfied
for optimal performance of the stacked-transistor amplifier is the interstage impedance matching
between all the devices so as to limit internal reflections and power degradation. This aspect has
been particularly emphasized in previous works and detailed analysis for calculating the common-
base input impedance have been carried out. For operating frequencies much less than the cut-off
frequency fT , the transistors’ reactive components have been neglected without significant loss
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Figure 3.1: Conceptual circuit schematic of a four-stacked transistor power cell.
of accuracy [61]. At high millimeter-wave frequencies, however, this simplification does not hold
and layout-related parasitics must be characterized through EM simulations and taken into account
as well [23, 70]. Several strategies have been proposed to accomplish the interstage matching
condition, comprising series or parallel shunt inductive tuning and capacitive shunt-feedback tuning
[67]. The stacked-transistor technique has been used mostly to overcome the limited breakdown
voltage of silicon-based devices and GaAs HEMTs. Only a few works are focused on applying this
approach to InP DHBTs [72, 73, 74]. These are proved to be well-suited for power amplifiers at
high millimeter-wave frequencies thanks to high values of fT and fmax, as well as moderately high
breakdown voltage [30]. In this project, the stacking concept has been extended to this technology
to exploit even further its capabilities. Three-stacked and four-stacked power cells have been
realized and measured for operation in the upper range of the E-band.
3.2 Circuit Analysis and Design
Figure 3.1 shows a conceptual schematic of a four-stacked transistor power cell (n= 4). It
is composed of a common-emitter stage Q1 followed by a series of three common-base stages
Q2-Q4. For optimum output power and avoiding collector-emitter breakdown, all the devices must
operate in phase under maximum voltage and current swing conditions. Base-collector breakdown
is avoided by making all the base terminals oscillate with proper amplitude and phase, which
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Figure 3.2: InP DHBT small-signal equivalent circuit of the k-th common-base stage for calcula-
tion of the input admittance Yin,k. Extracted parameters for a single-finger device with emitter area
of 10× 0.7µm2 are: Rb =21.1 Ω, Rpi =110 Ω, Cpi =129.1 fF, Cµ=10.7 fF, Cceo =4.9 fF, and
gm = 403 mS.
is accomplished with the base capacitances C2-C4 providing finite impedances, in contrast with
classical cascode implementation, where the base terminals are dynamically grounded. The base
capacitances Ck, together with the susceptances Bk−1,k (k = 2, 3, 4), play also an important role
for interstage impedance matching between the transistors. The parallel R1-C1 is essential to
stabilize the circuit at low frequencies. In order to easily separate real and imaginary parts in the
interstage matching design, admittances are considered instead of impedances so that the shunt
parasitic capacitances are more easily tuned out. The bias network is omitted in the figure, but
it should be noted the all transistors must operate with the same quiescent point, and since they
are dc-coupled, a relatively high bias voltage could be required. In this section, we outline the
theoretical relationships and the design procedure for properly dimensioning the circuit parameters
for optimum operation. First, a calculation based on an approximated small-signal equivalent
circuit is given. A more practical approach based on the large signal-model is described afterward
and the real design with layout considerations will be finally presented.
3.2.1 Small-signal analysis
The small-signal analysis of the stacked architecture is essential to understand the design
principles. Like previous works on this subject, it can be conducted by considering the k-th
common-base stage for assessing its emitter input admittance Yin,k, which must be equal to the
optimum load of the preceding partial stack Yopt,k−1 [65, 70, 73]. In doing so, we refer to Figure 3.2,
where a test voltage source vx is applied to the emitter terminal and the resulting current ix is
evaluated. The interstage susceptance Bk−1,k has been omitted in the figure as it can be considered
separately as a mean to resonate the imaginary part of Yopt,k−1, so at the beginning only the real part
< [Yin,k] is of concern. The illustrated small-signal equivalent circuit corresponds to a single-finger
InP DHBT biased at Vce = 2 V and Ic = 20 mA, whose parameters have been extracted from
measured S-parameters following the procedure described in [51]. Some simplifying assumptions
are made: we neglected in this representation the distributed nature of the base resistance and of
the base-collector capacitance, so we assumed Rb = Rbx+Rbi and Cµ=Cbcx+Cbci, where Rbx
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and Rbi are the extrinsic and intrinsic base resistances, respectively, and Cbcx and Cbci are the
extrinsic and intrinsic base-collector parasitic capacitances, respectively. We assumed also that
the emitter resistance RE and the collector resistance RC are small enough to be neglected. It
should be noted that in this analysis, differently from some previous works, the feedback effects
introduced by Cµ and Cceo are carefully taken into account. At millimeter-wave frequencies, in
fact, these represent an important contribution to the calculation of Yin,k, which strongly depends
on the load admittance YL,k. The relationship between the collector voltage vc and the emitter
voltage vx, corresponding to the required voltage gain for in-phase voltage addition of the k-th
common-base stage, is explicitly shown in the figure. In mathematical form, the following three
conditions must be met simultaneously:
< [Yin,k] = < [Yopt,k−1] (3.1a)
<
[
vc
vx
]
= k
k − 1 (k = 2, .., n) (3.1b)
=
[
vc
vx
]
= 0 (3.1c)
Applying KCL to the equivalent circuit of Figure 3.2 gives:
ix + ipi + ic = 0 (3.2a)
ic = iµ + i2 (3.2b)
i1 = iµ + ipi (3.2c)
ix + i1 + i2 = 0 (3.2d)
The single currents can be expressed as functions of the node voltages:
ic = gm (vb − vx) + sCceo (vc − vx) (3.3)
ipi = (vb − vx) /Zpi (3.4)
iµ = sCµ (vb − vc) (3.5)
i1 = −vb/Zb (3.6)
i2 = −vcYL,k (3.7)
where Zb =Rb+1/(sCk), Zpi=Rpi/(1+sCpiRpi) and s=jω. Here we try to express the collector
voltage vc as a function of the circuit parameters and the voltage source vx. Using (3.3), (3.5) and
(3.7) into (3.2b), the collector voltage can be written as
vc =
sCµ (vb − vc)− gm (vb − vx)− sCceo (vc − vx)
YL,k
. (3.8)
In order to eliminate vb from this expression, we can use the following equivalent relationships:
(vb − vx) = −
[
vb
Zb
+ sCµ (vb − vc)
]
Zpi (3.9)
(vb − vc) = vxZb − vc (Zb + Zpi)
Zb + Zpi + sCµZbZpi
(3.10)
vb =
vxZb + vcsCµZbZpi
Zb + Zpi + sCµZbZpi
, (3.11)
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so that, after some algebraic manipulation, (3.8) can be rewritten as
vc =
[(sCµ + sCceo)Zb + (gm + sCceo) (1 + sCµZb)Zpi]
(YL,k + sCceo) (Zb + Zpi + sCµZbZpi) + sCµ (Zb + Zpi + gmZbZpi)
vx. (3.12)
In order to find the expression for the input emitter admittance Yin,k, we can consider the equation
(3.2d). Using (3.6), (3.7) and (3.11), it can be rewritten as
ix =
sCµZpivc + vx
Zb + Zpi + sCµZbZpi
+ vcYL,k. (3.13)
In order to find an expression dependent only on vx, we could use (3.12). However, for the present
case, we must have vc = kvx/ (k − 1), so we can write (3.13) as:
ix =
[
sCµZpi
k
k−1 + 1
Zb + Zpi + sCµZbZpi
+ k
k − 1YL,k
]
vx (3.14)
which finally yields the formula to calculate the input admittance.
At a given frequency and for a given transistor model, it can be seen that (3.1) is a system
of three equations in the three unknowns Ck, GL,k =< [YL,k] and BL,k == [YL,k], which can be
solved with the aid of a numerical computing environment and verified with a circuit simulator.
The calculated values of the unknown parameters are reported in Figure 3.3(a) and Figure 3.3(b) as
functions of the stack number k at different frequencies for a single-finger InP DHBT with emitter
area of 10× 0.7µm2. It can be observed that both the base capacitance Ck and the load admittance
YL,k decrease as the stack number k and frequency increase.
The value of the interstage shunt susceptance Bk−1,k is then calculated for conjugate matching:
Bk−1,k = −= [Yopt,k−1] , (3.15)
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Figure 3.3: Theoretical values of the base capacitance Ck (a) and output admittance YL,k (b) of
the k-th common-base stage as functions of the stack number k at different frequencies of operation
for a single-finger InP DHBT with Rb = 21.1 Ω, Rpi = 110 Ω, Cpi = 129.1 fF, Cµ = 10.7 fF,
Cceo =4.9 fF, and gm = 403 mS.
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k=k+1   design of the next stage
solving (3.1)    {Ck, GL,k, BL,k}
Solve (3.15) to find the 
interstage susceptance Bk-1,k
Load-pull on the resulting 
k-stack transistor 
Compare with  
YL,k=GL,k+jBL,k
Optimize all the parameters 
(check load cycle, 
waveforms and Pout,k)
 Yopt,k
Pout,k > Pout,k-1
yes
n=k-1 is the maximum 
number of transistors to be 
stacked effectively
no
k=1
CE load-pull 
  Yopt,1
small-signal 
analysis
large-signal 
analysis
Figure 3.4: Structured flow-chart for the design of an n-stacked transistor power cell.
which is often implemented by means of an inductor Lk−1,k to tune out the output parasitic
capacitance of the (k − 1)-th transistor. The latter condition ensures that the same current flows
through all the devices.
3.2.2 Large-signal analysis
The above small-signal analysis is essential to get a useful understanding of the stacked-
transistor concept and it is used to make a first estimation of the circuit parameters. However,
it represents an idealization as real power amplifiers work in large signal regime, near or well
into saturation. Moreover, additional parasitics might be present, especially in multifinger devices
which are usually preferred to get higher power performances. A follow-up simulation using
harmonic balance and large-signal transistor models is necessary in order to capture nonlineari-
ties and additional parasitic effects. Besides interstage matching and in-phase voltage addition,
power performances must be evaluated to determine the effectiveness of an additional stage along
the stacked architecture. A structured design-flow for dimensioning all the parameters can be
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Figure 3.5: Optimized load-cycles for common-emitter (a), two-stacked (b), three-stacked (c) and
four-stacked (d) 4× 10× 0.7 µm2 InP DHBTs transistors at 86 GHz. The input power is kept at
Pin = 10 dBm in all cases.
synthesized in a few essential points as illustrated in the flow-chart of Figure 3.4.
The initial step is the evaluation of the common-emitter power gain performances and optimum
load Yopt,1 by means of a load-pull simulation performed on the large-signal model of the selected
transistor. At millimeter-waves, in order to achieve acceptable gain and good linearity, Class A bias
condition is selected. In this work, four-finger InP DHBT transistors featuring a breakdown voltage
BVCEO ≈ 5 V and a maximum oscillation frequency fmax > 350 GHz have been considered. A
modified UCSD HBT model extracted from previous measurements is used in simulations with a
bias point Vce = 2 V and Ic = 60 mA [49]. The 86-GHz optimum load Zopt,1 = 1/Yopt,1 and the
resulting load cycle for such a transistor in common-emitter configuration is shown in Figure 3.5(a).
A first estimation of the circuit parameters of the following common-base stage is then carried out
by solving (3.1) and (3.15) in the small-signal analysis with k=2. The found value YL,2 can then
be checked in large-signal regime by means of a load-pull simulation performed on the resulting
Table 3.1: Circuit Parameters for the Four-Stacked Transistor
R1(Ω) C1 (fF) C2 (fF) C3 (fF)
250 300 160 65
C4 (fF) L1,2 (pH) L2,3 (pH) L3,4 (pH)
40 150 88 75
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Figure 3.6: Resulting collector waveforms of the four-stack transistor at 86 GHz after load cycle
optimization (a) and maximum available gain for the common-emitter, two-, three- and four-stacked
transistors (b).
two-stacked structure. All the parameters are then optimized so as to obtain maximum voltage
and current swings for both devices, as shown in Figure 3.5(b). In this way Yopt,2 is obtained and
eventually used as the starting point in the design of the following third stage. This procedure
can be iterated for the subsequent stages as long as positive incremental power gain is achieved.
There will be a value of k for which Pout,k≤Pout,k−1. In this case n=k−1 is the maximum
number of transistors that can be stacked effectively. In Figure 3.5, the optimized load cycles of
the common-emitter, two-stacked, three-stacked and four-stacked transistors operating at the 1-dB
compression point at 86 GHz are shown. The power performance improvement of each stage is
reported together with the corresponding increase of the load impedance level (or reduction of the
load admittance) as predicted in the small-signal analysis.
The values of the circuit elements of the optimized large-signal four-stacked transistor are
reported in Table 3.1. Referring to the capacitance values calculated analytically and reported in
Figure 3.3(a) for small-signal single-finger devices, one could expect that the values of Ck would be
just four times higher for four-finger devices. However, when using large-signal models and taking
into account the parasitic elements of Figure 2.5, simple linear scaling is not really appropriate and
some adjustments have to be made. On the other hand, the principle that Ck must decrease with k
still holds.
In Figure 3.6(a), the corresponding in-phase voltage waveforms taken at each collector node are
reported. The improvements in terms of maximum available gain (MAG) are shown in Figure 3.6(b),
where a slight bandwidth reduction can be observed along the stacked architecture as a consequence
of the inherently narrow-band reactive tuning of the design approach.
3.2.3 Layout
In Figures 3.7 and 3.8, the schematic and layout views of the common-emitter, two-, three-
and four-stacked transistors are shown together with the respective optimized load cycles taken
across each device after EM-circuit co-simulations and optimization carried out at 86 GHz on ADS
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Momentum by Keysight using SAND transistor models. Resistive feedback networks are used as
self-bias and for stabilization [75].
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Figure 3.7: Power cells layout of the common-emitter (a) and two-stacked transistors on SAND
process with corresponding simulated load cycles after EM-circuit co-simulation at 86 GHz.
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Figure 3.8: Power cells layout of the three-stacked (a) and four-stacked transistors on SAND
process with corresponding simulated load cycles after EM-circuit co-simulation at 86 GHz.
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As can be seen in Figure 3.7(a), the optimum load of the common-emitter power cell has a
small reactive component and a shunt interstage inductor was not necessary in the design of the
two-stacked transistor. For the three- and four-stacked transistors of Figure 3.8, the shunt inductors
L2,3 and L3,4 for interstage matching are realized by means of dynamically shorted CPW lines
with the central signal trace on metal1 and ground plane on metal2. Given the size constraints, the
dc-blocking capacitors are of limited value thus the equivalent LC series cause a resonance effect
around 50 GHz. The effective inductance values resulting from these configurations at 86 GHz are
L2,3 ≈ 88 pH and L3,4 ≈ 60 pH.
Another extremely important circuit component in the circuit layout of all the stacked-transistors
is the finite-length emitter-collector interconnection between adjacent devices. This circuit element,
in fact, represents the major limitation for efficient operation as it introduces significant phase
misalignment between the collector voltages, as shown in the resulting waveforms of Figure 3.9(a).
However, technology-related design rules impose a lower limit on its length and some performance
degradation seems unavoidable. In Figures 3.7 and 3.8, the key performance metrics for the four
designed power cells are reported. It can be inferred that, while the gain improves considerably with
the number of stacked transistors, the power performances are limited by an earlier compression.
The three- and four-stacked transistors exhibit comparable output power levels, but compression
occurs at lower input power for the latter and, because of the higher bias voltage, it results also
in a PAE degradation. Another layout-related effect can be noticed on the values of the optimum
load impedances, whose values, differently from the schematic implementation, do not increase
substantially with the number of stacked transistors. Some attention has to be drawn also to the
effects of layout parasitics on the MAG. Figure 3.9(b) shows the MAG comparison between pure
schematic and layout designs. While the degradation for the common-emitter and the two-stacked
transistors is due to extra parasitics of the layout implementations, the resonating effect of the
shunt interstage CPW lines in the layout of the three- and four-stacked transistors makes their
MAG decay considerably around 50 GHz. On the other hand, the series interconnects between the
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Figure 3.9: Collector voltage waveforms at 86 GHz of the four-stacked transistor taking into
account layout parasitics (a) and maximum available gain comparison between pure schematic
design and taking into account layout parasitics for the four power cells.
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devices could be responsible for a small increase of the MAG at higher frequencies, an effect that
can be somehow ascribed to an inductive peaking effect.
3.3 Stability Analysis
Power amplifiers, like any microwave or mm-wave active circuit, can exhibit undesired spurious
oscillations. These are often caused by undetected high gain feedback loops. Careful analysis of all
possible source of oscillation must be carried out during the design process. The first and most
simple test is based on the small-signal scattering parameters through the K or µ factor. One of the
following conditions must be satisfied:
 K =
1− |S11|2 − |S22|2 −∆2
2 |S12S21| > 1 (3.16a)
∆ = |S11S22 − S12S21| < 1 (3.16b)
or
µ = 1− |S11|
2
|S22 −∆S∗11|+ |S12S21|
> 1 (3.17)
In making the designed power cells stable, a crucial role is played by the resistances connected
to the base terminals. Their action, in fact, can be somehow seen as a damping element against
oscillations caused by parasitic inductive interconnects [75]. More rigorously, any equivalent
negative resistance is counterbalanced by this circuit component. To further clarify its contribution,
some simulation results from a power cell without stabilizing resistor can be informative: in
Figure 3.10(a), an example of a two-stacked transistor is shown without stabilizing resistor. As
can be seen in Figure3.10(b), the K factor drops below unity around 90 GHz and the power cell
becomes potentially unstable, with the MAG increasing up to the maximum stable gain (MSG).
Figure 3.10: Example of a two-stacked transistor without stabilizing resistor connected to the
base. Schematic (a) and simulated MAG/MSG and K factor.
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Figure 3.11: µ factor of the stabilized power cells.
Thus, where necessary, a stabilizing resistor is introduced as close as possible to the the base contact,
resulting in the power cells of Figures 3.7 and 3.8. Their stability performance are described in the
following.
In Figure 3.11, the µ parameter is reported for all the four power cell shown in Figures3.7 and
3.8. It can be seen that it remains higher than one at all frequencies up to 110 GHz. While µ is
quite flat for the common-emitter and the two-stacked transistor, it exhibits a peak for the three-
and four-stacked transistors due to the gain drop caused by the resonance effect mentioned above.
At high frequencies it still remains above unity but with a much smaller margin, as can be seen on
the zoomed plot of Figure 3.11.
The µ or K factor tests, however, are not sufficient to guarantee the stability of multiple-stage
microwave and mm-wave systems. The pole-zero identification method [76], instead, represents a
more complete analysis which allows to tackle hidden oscillations taking place between adjacent
stages and it can be used in small-signal and large-signal regimes with various excitation condi-
tions. This method has been applied in the stability analysis of stacked transistors while they are
impedance-matched.
3.3.1 Pole-Zero Identification
In Figure 3.12, the schematic representation of the pole-zero identification method applied to
the designed power cells is shown, where the current ik,n (ω) denotes the perturbation applied at
the k-th stage of the n-stacked transistor. In simulation, the analysis is performed on the EM-circuit
co-simulation setup, so that layout related parasitics are taken into account as well. The transfer
functions Hk,n (ω) as:
Hk,n (jω) = Zk,n (jω) =
vk,n (jω)
ik,n (jω)
, (3.18)
where vk,n is the voltage at the node where the perturbation current is applied. The transfer
functions Hk,n are calculated on Keysight ADS with the aid of the STAN tool by AMCAD. The
computed transfer functions are then modeled as a ratio of polynomials whose order is established
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based on the desired accuracy of the fitted model. Excessive accuracy, however, can lead to an
over-modeling and to the detection of fictitious oscillations which are not existing in reality [77].
i2,2(ω)
i2,3(ω)
i3,3(ω)
i2,4(ω)
i3,4(ω)
(a) (b) (c)
i4,4(ω)
Figure 3.12: Application of the zero-pole identification method by means of the perturbation
currents ik,n to the two-stacked (a) three-stacked (b) and four-stacked transistors.
Two-Stacked Transistor
Figure 3.13 shows the results of the pole-zero identification test carried out in small-signal
regime (no drive excitation) on the two-stacked power cell as in Figure 3.12(a). A fourth order
has been selected for fitting the transfer function with good accuracy. No poles on the RHP have
been detected, indicating stable operation. The pole-zero identification method for the two-stacked
transistor has been extended also to the large-signal regime. In this case a mixer-like harmonic
balance simulation has been carried out with a drive input power of 10 dBm at 86 GHz. The
identification results are shown in Figure 3.14, where a real RHP pole appears. As its imaginary
part is zero, however, the computational tool did not provide any warning message for instabilities.
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Figure 3.13: Pole-zero identification of the transfer function H2,2 (ω) of fourth order for the
two-stacked transistor power cell. No RHP poles are present in this case, indicating stability.
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Figure 3.14: Pole-zero identification of the transfer function H2,2 (ω) of sixth order with drive
power excitation of 10 dBm at 86 GHz for the two-stacked transistor power cell. A real pole in the
RHP is detected in this case but with no warning of instabilities.
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Three-Stacked Transistor
The pole-zero identification method performed on the three-stacked power cell has been
performed at two distinct access nodes, as shown in Figure 3.12(b). The extraction of the transfer
function H2,3 (ω) calculated at the emitter of the second stage is reported in Figure 3.15, where a
good fitting with sixth order polynomials is obtained. No poles on the RHP are observed.
The same test on the emitter of the third stage is shown in Figure 3.16. A sixth order polynomial
is used for the extraction of the transfer function H3,3 (ω) and no poles on the RHP are observed.
pole
zero
Freq (GHz) Re (GHz)
computed ph(H23)
fitted ph(H23)
computed |H23|
fitted |H23|
Figure 3.15: Pole-zero identification of the transfer function H2,3 (ω) of sixth order for the
three-stacked transistor power cell. No RHP poles are present in this case.
Figure 3.16: Pole-zero identification of the transfer function H3,3 (ω) of sixth order for the
three-stacked transistor power cell.
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Four-Stacked Transistor
Pole-zero identification results for the four-stacked transistor are shown below. H2,4 (ω),
relative to i2,4 (ω) in Figure 3.12(c), presents no poles on the RHP. An initial computation on
H3,4 (ω) revealed RHP poles with a possible oscillation at 50 GHz. However, a sub-band analysis
in the range 40-60 GHz did not give any indication of instability. The analysis of H4,4 (ω) shows a
real pole on the RHP, but as the imaginary part is zero, no oscillations occur.
Figure 3.17: Pole-zero identification of the transfer function H2,4 (ω) of sixth order for the
four-stacked transistor power cell.
Figure 3.18: Pole-zero identification of the transfer function H3,4 (ω) of sixth order for the
four-stacked transistor power cell.
Figure 3.19: Pole-zero identification of the transfer function H4,4 (ω) of eighth order for the
four-stacked transistor power cell.
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Figure 3.20: Schematic and layout representations of the two-stacked transistor power cell with
ballasted common-base.
3.4 Two-Stacked Transistor with Ballasted Common-Base
A further investigation of the stacked-transistor architecture has been carried out by exploiting
the power capabilities of the ballasted device presented in the previous chapter 2. In particular, the
increased breakdown voltage has been leveraged in this approach. The configuration which proved
effective in increasing the output power is a standard common-emitter followed by a ballasted
common-base, as shown in Figure 3.20. The connection between the two devices is made of five
met3 sub-connections: two external and three internal plated on top of the ballasting resistors
between adjacent fingers. In virtue of the ballasting network and the extended SOA, this power cell
is biased with an increased dc voltage of 5.8 V, while the current is kept the same as that of the
standard two-stacked transistor.
The response of the power cell taking into account layout parasitic effects through EM-circuit co-
simulation are shown in Figure 3.21 and Figure 3.22. In Figure 3.21(a), the maximum voltage and
current swings across each transistor are reported for an input power of 10 dBm. The corresponding
voltage waveforms taken at the collector nodes are reported in Figure 3.21(b). Note how the
overall voltage swing in this case is substantially increased with respect to the standard two-
stacked transistor. In fact, the output power in this case is 19.3 dBm (with 10 dBm on input
power), which represents a substantial improvement. The optimum load impedance in this case is
ZL,opt = 6.5 + j4.1 Ω. This rather low value is due to the large area of the transistor and hence to
the large parasitic capacitance at its output.
The MAG and the stability parameter µ are reported in Figure 3.22.
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Figure 3.21: Load cycle diagrams (a) and collector voltages (b) of the two-stacked transistor with
ballasted common-base. Bias settings: Vcc = 5.8 V, Ic = 60 mA. The simulated output power is
19.3 dBm with an input power of 10 dBm. the optimum load impedance is ZL,opt = 6.5 + j4.1 Ω.
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Figure 3.22: Maximum available gain (MAG) and stability parameter µ of the two-stacked
transistor with ballasted common-base.
3.5 Summary
It was described in this chapter how the stacked-transistor concept has been applied to InP
DHBT technology in an attempt to increase its power performance capabilities at millimeter-wave
frequencies. A structured and detailed analysis has been conducted in small- and large-signal
regimes, providing a step-by-step guideline for the design procedure. In particular, the fundamental
requirements of interstage matching and in-phase voltage addition have been addressed. After a first
estimation of the circuit parameters in small-signal operation, the analysis has been extended with
the inclusion of large-signal effects, where the the output load cycle of each transistor is examined
and optimized for full voltage and current swings. To complete the investigation, the layout is
drawn and analyzed through extensive EM simulations. An iterative optimization procedure has
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been carried out for reducing unwanted parasitic effects and improving the performances. Limiting
factors related to the particular technology have been especially identified in the unavoidable finite-
length interconnects between adjacent transistors. In fact, even though they play an important role
for interstage matching, these components introduce an undesirable phase misalignment between
the collector voltages which translates in earlier compression as the number k of stacked transistors
increases. At a certain k, the output power stops increasing and adding further stages would be
ineffective. On the other hand, the small-signal gain keeps increasing.
Following the described design procedure, up to four transistors have been connected in
series: From a four-finger common-emitter power cell, the design proceeded with two-, three-,
and four-stacked transistor power cells. Their simulated performances have been compared in
terms of gain and output power. It has been observed that, while the gain keeps increasing with
k, the output power at the 1-dB compression point reaches a maximum of about 18 dBm with
k = 3. Measurement results which are presented in the next chapter confirm this tendency, at least
qualitatively.
An additional power cell has been presented in this chapter: a two-stacked transistor where a
ballasted device is used as the common-base stage. EM-circuit co-simulation results show how
the overall SOA and voltage swing can be significantly increased leading to a higher output power.
This is achieved, however, at the expense of a higher bias voltage. The good performances of this
power cell are confirmed by experimental results in the next chapter as well.
CHAPTER 4
Implemented Matched Power Cells
The design principles described in Chapter 3 have been verified experimentally for the two-,
three- and four-stacked transistors. The relative matched power cells have been implemented and
tested in small- and large-signal operations. All the MMIC circuits which are presented in the
following were designed specifically using SAND transistor models. Three wafers have been
fabricated with the same mask set: two of them were based on the SAND process and one on the
SHARC one. Unfortunately, all the test structures on the SAND wafers resulted not functional
and experimental verification could not be performed on this process. The SHARC wafer, on the
other hand, was functional and measurements were carried out on it. In order to validate the design,
a posteriori back-simulations of all circuits with SHARC models needed to be performed and
this allowed to get a better insight of the potential differences between the two processes. The
matching networks have been realized using low-loss coplanar waveguide (CPW) technology with
Z0 = 50 Ω of characteristic impedance available in the in-house developed ADS design-kit.
4.1 Two-Stacked Transistor Power Cell
Figure 4.1(a) and (b) show the schematic and chip microphotograph, respectively, of the
matched two-stacked transistor power cell. The bias voltages Vcc and Vbb are 4.9 V and 1.7 V,
respectively, resulting in a total current of 80 mA, including the current flowing in the resistive
feedback network. The bypass capacitors C1 = 500 fF provide dynamic shorts at the operating
frequencies, while the series R2-C2 (20 Ω-2 pF) helps to attenuate eventual low frequency oscilla-
tions. To fit the entire circuit into the standard MMIC size of 1.2× 1.5 mm2, the input matching
network has been realized as a T-shape.
Figure 4.2 shows the comparison between simulated and measured S-parameters of the matched
two-stacked power cell. As can be seen, the original design targeted for the SAND process exhibits
far better performances than the SHARC one. The simulated peak |S21| in SAND process is 11.1 dB
at 86 GHz, while the measured |S21| on SHARC drops below 5 dB at frequencies higher than
80 GHz. Overall, backward simulations with SHARC models agree quite well with measurements,
except for a slightly lower gain between 70 and 90 GHz.
Power sweep measurements are reported in Figure 4.3 at four different frequencies from
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Figure 4.1: Schematic view (a) and chip microphotograph (b) of the matched two-stacked
transistor power cell. The chip size is 1.2× 1.5µm2.
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SHARC meas.
SAND sim.
SHARC sim.
Figure 4.2: Measured and simulated S-parameters of the matched two-stacked transistor power
cell.
75 GHz to 84 GHz and compared to simulations (the details of the measurement setup are described
in Appendix A). As can be seen, there is good agreement between SHARC simulation and
measurements for all four cases, even though measurements seem quite optimistic if compared to
S-parameters measurements. This little contradiction can come from a small uncertainty in the
calibration of the large-signal measurement setup. Qualitatively, however, these measurements
are consistent with S-parameters. Measured large-signal results seem to exhibit a slightly earlier
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Figure 4.3: Measured and simulated power sweep of the matched two-stacked transistor power
cell.
Table 4.1: Summary of the measured large-signal performances of the two-stacked transistor
power cell.
freq (GHz) Gain (dB) Pout,1dB (dBm) Pmax (dBm) peak PAE (%)
75 7.4 14 16.6 7.1
78 6.8 13 15.7 5.2
81 6.4 13.1 14.3 4.2
84 5.2 11.5 13.8 3
compression due to some accuracy issues of large-signal modeling. SAND simulations predict
a substantially higher small signal gain but the saturated output power is comparable with the
SHARC process. This is not surprising: The lower breakdown voltage of the SHARC process is
compensated by its lower knee voltage, so comparable maximum voltage swing is achieved for
the two processes. The overall good agreement between measurements and back-simulations is in
some way a first clear proof of the good accuracy of device and circuit modeling carried out in this
work.
Table 4.1 summarizes the measured large-signal performances of the fabricated matched two-
stacked power cell. It should be noted that the values of Pmax in the table are the maximum level of
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output power obtained with the available power source (see Appendix A). The power cell, however
does not reach full saturation and a higher output power could be expected if more input power
were available.
4.2 Three-Stacked Transistor Power Cell
Figure 4.4(a) and (b) show the schematic and chip microphotograph, respectively, of the
matched three-stacked transistor power cell. The bias voltages in this case are Vcc = 6 V and
Vbb = 1.7 V. The resistive feedback network has been better optimized with respect to the two-
stacked transistor so as to absorb less dc power. The total collector current is 70 mA. As the
three-stacked power cell is slightly bigger in size and must be accommodated in the same standard
chip size of 1.2× 1.5 mm2, the input matching network features a meandering structure, which
eventually introduced extra losses.
Measured and simulated S-parameters are reported in Figure 4.5. The measured peak |S21| is
8.6 dB and occurs at 80 GHz. A 15-GHz 3-dB bandwidth is obtained in the range 70-85 GHz and
the input return loss is better than 10 dB from 77 GHz to 84 GHz. Back-simulations on SHARC
models seem to reflect measured performances, except for a frequency shift of approximately 5 GHz.
Most likely, in the realized MMIC, the input matching network with many bending structures could
feature an excess capacitive loading not properly taken into account in simulations. The original
design on SAND process is perfectly matched at 86 GHz with a peak |S21| of 13.3 dB at 90 GHz.
In Figure 4.6, large signal measurements and simulations are reported at four different frequen-
cies from 75 GHz to 84 GHz and in Table 4.2, the main performance metrics are summarized.
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Figure 4.4: Schematic (a) and chip microphotograph (b) of the matched three-stacked transistor
power cell. The chip size is 1.2× 1.5 mm2.
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Figure 4.5: Measured and simulated S-parameters of the matched three-stacked transistor power
cell.
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Figure 4.6: Measured and simulated power sweep of the matched three-stacked transistor power
cell.
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Table 4.2: Summary of the measured large-signal performances of the three-stacked transistor
power cell.
freq (GHz) Gain (dB) Pout,1dB (dBm) Pmax (dBm) peak PAE (%)
75 8.4 14.4 16.5 6.8
78 8.6 13.7 16.2 6.3
81 8.3 12.5 15 5.2
84 6.2 12.2 14.2 3.5
4.3 Four-Stacked Transistor Power Cell
For the realization of the four-stacked transistor matched power cell (Figure 4.7), the require-
ments on the chip size were less stringent, so a straight input matching network could be realized.
The MMIC size in this case is 2.4 × 1.5 mm2. The bias voltage is Vcc = 8 V and the collector
current IC = 70 mA. The measured and simulated S-parameters are reported in Figure 4.8. The
measured peak |S21| is 11.4 dB at 83 GHz. A 12-GHz 3-dB bandwidth is obtained from 74 GHz to
86 GHz and the input return loss is better than 10 dB from 78 GHz to 88 GHz. A good agreement
with SHARC back-simulations is observed. SAND simulations exhibit a peak |S21| of 14.8 dB at
88 GHz and, like in the previous cases, are slightly shifted upward in frequency.
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Figure 4.7: Schematic (a) and chip microphotograph (b) of the matched four-stacked transistor
power cell. The chip size is 2.4× 1.5 mm2.
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Figure 4.8: Measured and simulated S-parameters of the matched four-stacked transistor power
cell.
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Figure 4.9: Measured and simulated power sweeps of the matched four-stacked transistor power
cell.
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Table 4.3: Summary of the measured large-signal performances of the four-stacked transistor
power cell.
freq (GHz) Gain (dB) Pout,1dB (dBm) Pmax (dBm) peak PAE (%)
75 7.8 14.7 15.6 4
78 9.9 13.2 15.4 4
81 11.5 12.5 14.9 3.8
84 10.9 11 14 3
In Figure 4.9, large signal measurements and simulations are reported at four different frequen-
cies from 75 GHz to 84 GHz and in Table 4.2, the main performance metrics are summarized.
It is interesting to compare the performances of the three MMIC power cells examining the
results reported so far. The different power performance characteristics of the three matched power
cells can be better evaluated by comparing their broadband frequency response under large signal
excitation. In Figure 4.10, the measured output power of the three circuits are compared as function
of frequency, with the input power being the maximum available one shown in Appendix A, for
which all these circuits operate under compression.
Based on the analysis of the previous chapter and the experimental results reported here, we
can conclude that, in this InP DHBT technology, the stacking architecture can be beneficial up to
three stages. The main limitations arise from layout parasitics which can be limited only partially
due to the design rules related to the process.
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Figure 4.10: Comparison of the broadband maximum output power for the two-, three and
four-stacked transistor power cells.
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4.4 Two-Stage Two-Stacked Power Amplifier with Output Balasted
Common-Base
The previously described two-stacked transistor with ballasted common-base is used in this
design as the output stage of a two-stage power amplifier. To counterbalance the limited gain of the
ballasted transistor, a driver stage is added in this case, which is the standard two-stacked transistor.
In Figure 4.11(a) and Figure 4.11(b), the schematic representation and the chip microphotograph
are shown, respectively. The bias voltages of the first and second stages are set to Vcc1 = 4 V
and Vcc2 = 5.9 V. The current levels of the two stages are Icc1 = 70 mA and Icc1 = 80 mA,
respectively. Also in this case, matching networks are realized by means of 50-Ω CPW. In order
to avoid undesired reflections and gain reductions, special care is devoted to the design of the
interstage matching network between the two stages. In particular, lines and components have
been dimensioned in such a way that, at plane A in the schematic, the input impedance of the
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Figure 4.11: Schematic (a) and chip microphotograph (b) of the Two-stage power amplifier with
ballasted common-base power stage. The chip size is 2.4× 1.5 mm2.
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Figure 4.12: Plots for the design of the interstage matching network of the two-stage amplifier:
Optimum load impedance of the driver stage and input impedance of the second stage as functions
of frequency.
second stage is equal to the optimum load impedance of the driver stage, at least at the frequency of
interest, i.e. 86 GHz. This can be seen on the Smith chart of Figure 4.12, where the two quantities
are reported as functions of frequency in the range 70-98 GHz and come very close at 86 GHz.
S-parameters measurements and simulations are reported in Figure 4.13. As always, simulation
results from the two processes SHARC and SAND can be compared, while only SHARC measure-
ments are available. The measured gain is higher than 10 dB from 30 GHz to 85 GHz and the peak
|S21| is 13.9 dB at 71 GHz. The original design on SAND process is centered at 85 GHz, while
back-simulation on SHARC result centered at 79 GHz. A further downshift to 77 GHz resulted
from SHARC measurements. The simulated peak |S21| in SAND occurs at 81 GHz and is 20.2 dB.
Large-signal measurements are reported in Figure 4.14 from 75 to 84 GHz. During large-signal
measurements, the driver stage could not be biased at the nominal voltage because of reliability
issues: With VCC1 higher than 3.5 V, the circuit burned and a safer bias of 3 V was selected on
another site of the wafer. A summary of the performances are reported in Table 4.4.
Table 4.4: Summary of the measured large-signal performances of the two-stage amplifier with
ballasted output common-base.
freq (GHz) Gain (dB) Pout,1dB (dBm) Pmax (dBm) peak PAE (%)
75 12.2 11.6 17.3 5.3
78 11.9 12 16.9 4.8
81 12.1 10 15.6 3.9
84 9.7 8.1 14.2 2.3
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Figure 4.13: Simulated and measured S-parameters of the Two-Stage Power Amplifier with
Ballasted Common-Base Power Stage.
(a) (b)
(c) (d)
75 GHz 78 GHz
81 GHz
84 GHz
Figure 4.14: Measured and simulated power sweep of the two-stage power amplifier with ballasted
common-base.
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4.5 Summary
This chapter reports the experimental results obtained from the fabricated MMIC matched
power cells. After a description of the circuit topologies with their matching and bias networks, the
measured performances are reported for the two-, three-, and four-stacked transistors implemented
on a SHARC wafer. The original simulations carried out on SAND models are reported as well for
better understanding the performance differences between the two processes. In order to validate
the design, back-simulations performed on SHARC models are compared against measurements.
Except for a small frequency downshift, a good agreement can be observed in all cases.
For the two-stacked transistor, the measured small-signal gain |S21| is approximately 5 dB
around 80 GHz. For the three- and four-stacked ones, 8.6 dB and 11.4 dB are obtained, respectively.
Such a significant improvement in the gain performances is not paralleled by an equivalent output
power enhancement, as was also predicted in the analysis of the previous chapter. For instance, at
81 GHz, the maximum output power is around 15 dBm in all three cases, with a difference between
them not larger than 1 dB. This also means that an earlier compression occurs with higher stacking
orders. Except for the gain, the best performances in terms of output power and PAE are obtained
with the three-stacked transistor, which is thus believed to be the best compromise.
The original SAND designs, centered at 86 GHz, exhibit in all cases a simulated small-signal
gain of several dB’s higher than SHARC designs do, confirming its better performances for analog
applications. When it comes to power performance, however, an early compression is observed and
the saturated output power becomes comparable to the one obtained with the SHARC process. This
can be somehow attributed to the higher collector layer of the SAND process which entails, among
other things, a higher collector resistance and hence a higher knee voltage, so that the maximum
voltage swing does not fully benefit from the higher voltage breakdown BVceo.
The implementation and the experimental results of another MMIC design have been reported
in this chapter. It is a two-stage power amplifier featuring a two-stacked transistor with ballasted
common-base in the output stage and a standard two-stacked transistor in the driver stage. As was
predicted in the analysis, a higher bias voltage (5.9 V against 4 V) can be easily sustained with this
configuration and a higher output power could be achieved. At 81 GHz, for instance, 15.6 dBm
was obtained while not fully saturated. A higher output power could be expected if a higher input
power were available. Thanks to the two-stage implementation, a considerable small-signal gain of
13.9 dB at 71 GHz has been reported. Also in this case, a good agreement between measurements
and back-simulations can be observed.
CHAPTER 5
Implemented Power Amplifiers
Besides series voltage addition realized by the stacked-transistor topology, parallel combining
has been used to further increase the transmitted power. In this chapter, several MMIC power
amplifiers are presented, where the basic power cells of Chapter 3 are combined on chip in various
forms to achieve high output power and/or high gain. Thanks to its simplicity in the design approach,
the corporate power divider/combiner topology has been selected in all the circuit designs. The
general approach in this investigation was to design and test a parallel-combined power stage and
successively adding a driver stage to increase the gain. Four-way and eight-way parallel combined
structures are used as output power stages and two-way combined structures are mostly used as
driver stages.
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Figure 5.1: Schematic representation of a four-way combined power stage.
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5.1 Four-Way Combined Power Stages
A schematic representation of the designed four-way combined power stage is illustrated in
Figure 5.1. In order to prevent odd-mode instabilities, the Rodd resistors with a value of 10 Ω are
placed midway between adjacent power cells [16]. The collector bias lines have been placed at
both sides of the chip to ensure symmetry. The configuration of the bias networks is similar to
that used in the matched power cells, with the same bypass capacitors C1 = 500 fF and the series
R2-C2 for low frequency stability improvement.
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Figure 5.2: Input power divider structure and highlighted design steps (a); corresponding simu-
lated reflection coefficients (b and c).
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The input matching/divider structure is designed exploiting the library components based on
the 50-Ω CPWs lines and passive structures introduced in Chapter 2. The design is carried out
starting from the calculated input impedances of the previously described power cells and moving
backward to the 50-Ω input pad of the chip and taking into account also the base bias network. The
final optimization goal is a perfect matching condition from the input of the structure. For a target
frequency of 86 GHz, the design steps are reported in Figure 5.2, where the matching conditions
at every stage are reported also on the Smith chart in the range of frequencies from 70 GHz to
98 GHz.
Based on simulation results, at the designated center frequency of 86 GHz, the losses associated
to the input matching network for this power amplifier topology are ≈ 1.5 dB.
5.1.2 Four-Way Output Combiner
A similar approach is used for the design of the output combiner. The starting point in this case
is the complex conjugate of the optimum load impedance ZL,opt of the power cells and the design
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Figure 5.3: Output power combiner design steps (a) and respective simulated reflection coefficients
(b and c).
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proceeds towards the output pad of the chip as shown in Figure 5.3.
The losses associated to the output combiner network are predicted by simulations around
≈ 1.4 dB. For instance, if each power cell is set to provide 10 dBm of output power, only 14.6 dBm
is delivered at the output. A figure of merit which takes into account these losses can be defined as
the ratio between the output power and the total input power [15]:
ηcomb =
Pout,comb
Pin,comb
. (5.1)
For the present output combiner, ηcomb ≈ 0.72 and represents a moderate amount of losses, for
which the most significant contributions come from the tee-junctions and the series capacitances,
as has been outlined in chapter 2.
5.1.3 Two-Stacked Power Cells
The above described circuit topology has been first investigated employing two-stacked tran-
sistors. In Figure 5.4, the MMIC microphotograph of a four-way combined power stage with
two-stacked power cells is shown. The bias voltages VCC1 and VCC2 are set to 4.5 V, resulting in a
total collector current of ICC1 + ICC2 ≈ 300 mA. The chip size is 2.4× 1.5 mm2.
Simulated and measured S-parameters are reported in Figure 5.5. The original design in SAND
process is matched at 86 GHz and exhibits a simulated peak |S21| of 8.7 dB at the same frequency.
The measured |S21| on a SHARC wafer has a peak of 6.1 dB at 66 GHz and decays at higher
frequencies. A quite wideband response has been obtained from 62 GHz to 98 GHz where the
return loss is better then 10 dB.
Large-signal simulations and measurements are reported in Figure 5.6. The limited capabilities
of the available measurement setup did not allow to evaluate the performance of the power amplifier
in gain compression. The best measured performances are obtained at 75 GHz with a maximum
measured output power of 17.6 dBm and a small-signal gain of 6.2 dB. The small difference in
the small-signal gain with respect to S-parameter measurements can be due to the accuracy of the
custom large-signal measurement setup. The maximum measured PAE is around 2.7 % at 75 GHz.
The saturated output power predicted by simulation results on the SAND process would have been
around 22.6 dBm at 86 GHz. At this frequency, the peak PAE would have been higher than 5 %.
Despite the lower performances obtained from measured results on a SHARC wafer, a good
agreement with back-simulations can be observed. Once again, this demonstrates the good modeling
and design approach of the circuit.
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Figure 5.4: Chip microphotograph of the four-way two-stacked power stage. The size is
2.4× 1.5 mm2.
Figure 5.5: Simulated and measured S-parameters of the four-way two-stacked power stage.
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Figure 5.6: Simulated and measured large-signal performances of the four-way two-stacked
power stage.
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5.1.4 Three-Stacked Power Cells
The same architecture of the previous MMIC power amplifier is adopted with three-stacked
power cells. The bias voltage VCC has been raised to 6.5 V and a total collector current of 260 mA
resulted. The chip microphotograph of the MMIC, whose size is 2.4 × 1.5 mm2, is shown in
Figure 5.7. The measured and simulated S-parameters are reported in Figure 5.8. In SHARC
implementation, the measured peak |S21| is 7.8 dB at 83 GHz, 1 dB lower than the simulated one.
The return loss is better than 10 dB from 67 to 97 GHz. The original design on SAND process is
centered at 86 GHz and the simulated peak |S21| is 11.1 dB at 88 GHz.
Large-signal measurements are shown in Figure 5.9 at different frequencies. The highest
measured linear gain is 8.8 dB at 81 GHz. At 84 GHz, with 11 dBm of input power, the output
power is 18 dBm, showing little indication of gain compression, thus the saturated output power is
expected to be higher. Simulation results show an output power at the 1-dB compression point of
Pout,1dB ≈ 21 dBm and a saturated output power of Psat ≈ 22 dBm.
Figure 5.7: Chip microphotograph of the four-way three-stacked power stage. The size is
2.4× 1.5 mm2.
SHARC meas.
SAND sim.
SHARC sim.
Figure 5.8: Simulated and measured S-parameters of the four-way three-stacked power stage.
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Figure 5.9: Simulated and measured large-signal response of the four-way three-stacked power
stage.
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Figure 5.10: Comparison of the measured large-signal broadband frequency response of the
four-way two- and three-stacked power stages.
Even though not fully compressed, it is useful to compare the broadband response in large-
signal regime of the two four-way power stages presented so far. In Figure 5.10, the meausured
output power of the two MMICs are reported as functions of frequency in response of the maximum
available input power, also reported in the figure. This confirms in some way the better performances
of the three-stacked transistors even when parallel-combined.
5.2 Two-Stage Four-Way Power Amplifiers
In order to obtain higher levels of gain, the presented four-way power stages have been provided
with a driver stage in the way shown in Figure 5.11. The design criteria in this case are based on
the assumption that the driver should be able to provide enough power to bring into compression
the four-way power stage. From the large signal characterizations shown in Figures 5.6 and 5.9,
it can be seen that the input 1-dB compression point is approximately 14 dBm and 12 dBm for
the two-stacked and three-stacked configurations, respectively. These levels of power should be
delivered by the driver stage while operating as linearly as possible [13]. Considering the results on
the power cells reported in Chapter 2 and the losses of the interstage matching, some sort of power
combination is necessary for the driver to ensure an adequate input power for the second stage.
The interstage matching network has been designed following the principle shown in Fig-
ure 5.12: Cutting the circuit at a point between the two stages, it is possible to evaluate the
reflection coefficients Γin,2 and Γout,1. Assuming that the power cells are terminated with the
optimum load impedance ZL,opt, the condition Γin,2 = Γ∗out,1 must be satisfied for maximum
power transfer. According to the Bode-Fano limitation [78], this condition can be satisfied only in a
finite number of frequency points and, as shown in the Smith chart of Figure 5.12, a good matching
has been achieved at the design frequency of 86 GHz.
A possible issue related to multiple-stage amplifiers is the stability. Once again, besides
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Figure 5.11: Schematic representation of a two-stage four-way combined power amplifier.
input-output stability analysis based on S-parameters, several simulation tests based on pole-zero
identification have been conducted to tackle eventual undesired oscillation taking place between
the two amplifier stages.
The performance of the power amplifier can be better understood by evaluating the power
budget [15], i.e. the contribution of each stage and taking into account the losses in the matching
networks. This has been done during the simulation process by probing the RF power at planes A,
B, C and D in Figure 5.11. More details on the power budget analysis are given for the following
specific cases of two-stage amplifiers featuring two- and three-stacked power cells in the output
stage.
Figure 5.12: Design of the interstage matching network.
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5.2.1 Two-Stacked Power Cells
The chip microphotograph of a fabricated two-stage four-way combined power amplifier with
two-stacked transistors power cells is reported in Figure 5.13 (size: 2.4 × 1.5µm2). Simulated
and measured S-parameters are reported in Figure 5.14. The measured S-parameters result quite
downshifted in frequency with respect back-simulations. We had already encountered this issue
when dealing with the matched power cells, and in particular the three-stacked transistor (Figure 4.4).
Indeed, the common feature of these two circuits is the structure of the input matching network
employing several bending structures which might present underestimated parasitic capacitances
responsible of the downshift. Moreover, the input matching network is accommodated in a quite
small area due to the restrictions on the chip size and a good matching could be achieved only in a
narrow bandwidth. The measured peak |S21| is 11.4 dB on the SHARC wafer and occurs at 78 GHz.
The measured 3-dB bandwidth spans from 69 GHz to 83 GHz while the return loss is better than
10 dB from 76.5 GHz to 82 GHz. The original circuit simulations with SAND models show a peak
|S21| of 19.8 dB at 86 GHz, while the matching is centered at 84 GHz with a return loss better than
Figure 5.13: Chip microphotograph of the two-stage four-way two-stacked power amplifier.
Figure 5.14: Simulated and measured S-parameters of the two-stage four-way two-stacked power
amplifier.
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Figure 5.15: Simulated and measured power sweep for the two-stage four-way two-stacked power
amplifier at 78 GHz (a) and 81 GHz (b).
13 dB.
In measuring the large-signal performances of this amplifier, a small gain degradation has been
observed, probably due to some device deterioration after on/off switching. In Figure 5.15, the
simulated and measured power sweeps at 78 GHz and 81 GHz are reported. The maximum level
of gain at 78 GHz is 8.9 dB, excessively lower than what S-parameter measurements revealed,
and other sites on the wafer of the same circuit did not perform better than this. Even though not
in compression, the maximum level of the measured output power is 18.7 dBm and 16.2 dBm
at 78 and 81 GHz, respectively. The measured PAE reaches 3 % at 78 GHz. In SAND process,
a simulated gain of 17.3 dB, a saturated output power of 21.7 dBm and a peak PAE of 8 % are
observed at 81 GHz.
A better insight on the performance of the power amplifier can be obtained by inspecting the
simulated power budget at 86 GHz on SAND process. Referring to the schematic of Figure 5.11,
the analysis is summarized in Table 5.1: The input matching network exhibits a loss of 2.2 dB.
Additional 1.8 dB and 1.4 dB are lost in the interstage matching and output combiner, respectively.
The driver and output amplifier stages provide 8.7 dB and 8.5 dB of gain, respectively.
Table 5.1: Simulated power budget analysis at 86 GHz of the two-stage four-way two-stacked
power amplifier in SAND process. All quantities are in dBm.
Pin PA PB PC PD Pout
10 7.8 16.5 14.7 23.2 21.8
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5.2.2 Three-Stacked Power Cells
The two-stage power amplifier architecture of Figure 5.11 has been investigated with the output
power stage made of three-stacked transistors power cells as well. The bias voltages are set to
Vcc1 =4 V for the driver and Vcc2 =6.5 V for the power stage. The corresponding total currents are
Icc1 =160 mA and Icc2 =2×140 mA, respectively, which include also the currents flowing through
the resistive feedback networks of the power cells. The implemented MMIC power amplifier is
shown in Figure 5.16, whose size is 2.4× 1.5 mm2.
The results of S-parameters simulations and measurements are reported in Figure 5.17. The
meausred peak |S21| is 13.6 dB and occurs at 77 GHz on the SHARC wafer. The 3-dB bandwidth
spans from 74 GHz to 86 GHz while the return loss is better than 10 dB from 76.5 GHz to 82 GHz.
As with the previous implementation, the response is downshifted in frequency. The back-simulated
peak |S21| occurs at 86 GHz and is about 15 dB, while simulations with SAND models exhibit a
peak |S21| of 22 dB. The slightly narrowband response can be attributed mostly to the driver stage
whose architecture is similar to the previous amplifier. The same issue concerns the interstage
matching network, which could be optimized only for a limited frequency range.
The best performances under large-signal regime are obtained at 78 GHz (Figure 5.18(a)),
Figure 5.16: Chip microphotograph of the two-stage four-way three-stacked power amplifier.
Figure 5.17: Simulated and measured S-parameters of the two-stage four-way three-stacked
power amplifier.
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Figure 5.18: Simulated and measured power sweep for the two-stage four-way three-stacked
power amplifier at 78 GHz (a) and 81 GHz (b).
where the measured saturated output power is around 19.6 dBm and the peak PAE is 3.5 %.
However back-simulations and measurement results on the SHARC wafer come close to each other
at 81 GHz (Figure 5.18(b)), as already predicted by S-parameters characterization. At 81 GHz, the
simulated gain on SAND models is 12.8 dB, against 8.7 dB of the measured one of the SHARC
wafer. The simulated saturated output power and peak PAE on SAND are 21.6 dBm and 4.8 %,
respectively.
Table5.2 summarizes the simulated power budget at 86 GHz on SAND process. The input
matching network exhibits a loss of 2.3 dB. Additional 1.7 dB and 1.6 dB are lost in the interstage
matching and output combiner, respectively. The driver and output amplifier stages provide 10 dB
and 8.2 dB of gain, respectively.
Table 5.2: Simulated power budget analysis at 86 GHz of the two-stage four-way three-stacked
power amplifier in SAND process. All quantities are in dBm.
Pin PA PB PC PD Pout
10 7.7 17.7 16 24.2 22.6
The measured results of the two-stage amplifiers with two- and three-stacked transistors can be
better compared by plotting their broadband frequency response under large-signal operation. In
Figure 5.19, the maximum available input power and the maximum measured output power from
the two amplifiers are reported as functions of frequency. Apart from the 72 GHz point where the
amplifier with two-stacked transistors exhibits a slightly higher output power, this plot confirms
the overall best performances of the three-stacked power cell even in a two-stage configuration.
A noticeable characteristic observed in Figure 5.19 is that the three stacked power cell is clearly
operating in gain compression as its output power remains almost constant and barely follows the
input power profile, in contrast with the two-stacked power cell which operates more linearly with
the same input power.
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Figure 5.19: Comparison of the measured large-signal broadband frequency response of the
two-stage four-way two- and three-stacked power amplifiers.
5.3 Eight-Way Combined Power Amplifiers
An attempt to further increase the output power is pursued by parallel combining up to eight
power cells. Two-stacked transistors have been combined as shown in the architecture of Figure 5.20.
Successively, this power stage has been provided with a four-way parallel combined driver stage.
The design of the power dividers/combiners and interstage matching networks followed the same
procedure shown previously for the four-way power amplifiers. The performances of the single
stage and two-stage eight-way power amplifiers are reported in the following.
5.3.1 Two-Stacked Power-Stage
Actually, the eight-way combined power stage is designed for operation at 94 GHz. The circuit
schematic and the chip microphotograph are reported in Figures 5.20 and 5.21. The chip size is
2.4×3 mm2. Given the high number of power cells, a considerable amount of dc power is required.
With the collector bias voltage VCC = 4.5 V and and the total collector current approaching
0.6 A, the absorbed dc power is around 2.7 W. Considerable losses occur in the power divider and
combiner: Simulation results at 94 GHz revealed a loss of 2.4 dB in the former and 2.7 dB in the
latter, representing an impact of more than 5 dB on the overall gain performances.
S-parameters simulations and measurements of the eight-way power stage are reported in
Figure 5.22. Apart from the peak value of 4.3 dB at 54 GHz, the highest measured level of |S21| in
the band of interest occur at 80 GHz and is 3.2 dB on the SHARC wafer. The measured return loss
is better than 10 dB from 76 GHz to 96 GHz. The original design on SAND models, on the other
hand, exhibits a peak |S21| of 7.1 dB at 92 GHz and a return loss better than 10 dB from 80 GHz to
98 GHz.
74 CHAPTER 5. IMPLEMENTED POWER AMPLIFIERS
Vcc
Vcc
Rodd
Rodd
Rodd
Rodd
Rodd
Rodd
DC block
IN
C1
C2
R2
Vbb
C1
Rbias
C2 R2
 
C1
C2
R2
Rodd
Rodd
Rodd
Rodd
Rodd
Rodd   
OUT
DC block
DC block
Rodd Rodd
Two-stacked 
power cells
Two-stacked 
power cells
Figure 5.20: Circuit schematic of the eight-way two-stacked power stage.
Figure 5.21: Chip microphotograph (b) of the eight-way two-stacked power stage. The chip size
is 2.4× 3 mm2.
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Figure 5.22: Simulated and measured S-parameters of the eight-way two-stacked power stage.
Figure 5.23: Simulated and measured large signal response of the eight-way two-stacked power
stage.
Large-signal characterization results are reported in Figure 5.3.1 at 81 GHz and 84 GHz. In
both cases, very small compression can be achieved and the maximum measured output power
is 13.1 dBm with an input power of 10.7 dBm at 84 GHz. The projected saturated output power
predicted by original simulations with SAND models is 22.6 dBm at 84 GHz. However, at the
target frequency of 94 GHz, the simulated saturated output power reaches 25 dBm.
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5.3.2 Two-Stage Two-Stacked Power Amplifier
The schematic representation of a two-stage amplifier employing the eight-way power stage
presented in the previous section is illustrated in Figure 5.24(a). The driver-stage is a four-way
combined amplifier composed of two-stacked transistors. The chip microphotograph is shown
in Figure 5.24(b) and the size is 2.4× 3 mm2. The S-parameters measurements of this power
amplifier in SHARC process are reported in Figure 5.25. The measured input return loss results
quite downshifted in frequency and exhibits sharper minima with respect to back-simulations
performed on the same process. The maximum measured gain is downshifted as well and reaches
11 dB at 74 GHz. Back-simulations, on the other hand, result in a peak |S21| of 10.1 dB at 86 GHz
and a 3-dB bandwidth from 74 GHz to 93 GHz. Given the considerable complexity of the design,
the complete modeling of the power amplifier revealed more difficult and prone to inaccuracies, so
a moderate discrepancy between measurements and back-simulations are observed, especially at
higher frequencies. The simulated S-parameters of the original design on SAND transistor models
are centered at 86 GHz. In this case, the peak |S21| occurs at 89 GHz and is 17.4 dB. The 3-dB
bandwidth ranges from 77 GHz to 94 GHz.
Large-signal simulations and measurements are compared at 78 GHz and reported in Figure 5.26.
The measured gain at low input power is 9.9 dB at this frequency, which seems a little optimistic
with respect to S-parameters measurements probably due to uncertainties on the calibration of
the large-signal test setup. The measured maximum output power is 20.2 dBm, which is by no
means the saturated one and quite higher output power can be expected if the amplifier were driven
into deeper compression by a higher input. Slightly better performances are achieved at 75 GHz,
where a small-signal gain of 12.6 dB and a maximum output power of 21.4 dBm were registered
experimentally. Large-signal simulations on SAND and SHARC processes show approximately
the same saturated output power of 24 dBm, but they differ in the higher small-signal gain for the
SAND process.
For this power amplifier, a power budget analysis at the target frequency of 86 GHz and
with SAND transistor models has been carried out as well to get a better understanding of the
contribution of each stage to the overall performance. Referring to the selected planes A, B, C and
D in Figure 5.24(a), Table5.3 summarizes the corresponding power levels. With an input power
of 10 dBm, the amplifier is not fully compressed and the amplifier stages provide a substantial
gain. For instance, the driver stage provides around 10.6 dB of gain while the output power stage
provides 9.5 dB. The highest losses occur in the interstage matching network, which exhibits an
attenuation of 2.2 dB, while 1.6 dB and 1.7 dB are lost in the input and output matching networks.
Table 5.3: Simulated power budget analysis at 86 GHz of the two-stage eight-way two-stacked
power amplifier in SAND process. All quantities are in dBm.
Pin PA PB PC PD Pout
10 8.4 19 16.8 26.3 24.6
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Figure 5.24: Schematic (a) and chip microphotograph (b) of the eight-way two stage power
amplifier. The chip size is 2.4× 3 mm2.
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Figure 5.25: Simulated and measured S-parameters of the eight-way two stage power amplifier.
Figure 5.26: Simulated and measured power sweep for the eight-way two stage power amplifier
at 78 GHz.
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5.4 Summary
In this chapter, the implementation and measurement results of full MMIC power amplifiers
based on the previously described stacked-transistor power cells have been reported. The power
cells building blocks have been combined in parallel by means of four-way and eight-way CPW-
based corporate topologies. The parallel combined power stages have been tested in stand alone
configurations and then integrated with a driver stage for increasing the gain performances. Also in
this case, all the designs were optimized based on SAND models and realized on a SHARC wafer.
A four-way two-stacked power stage exhibits a measured peak small-signal gain of 6.1 dB at
66 GHz, falling below 5 dB at frequencies higher than 80 GHz. Simulations on the SAND model,
instead, show 8.7 dB at 86 GHz. The saturated output power could only be estimated by simulations
as the measurement setup did not allow to bring the power amplifier into compression. 22.6 dBm
at 86 GHz would have been achieved on a SAND wafer, while the highest measured output power
on the SHARC one is 17.6 dBm at 75 GHz. A similar circuit architecture with three-stacked
transistors exhibits a measured small-signal gain of 7.8 dB at 83 GHz and a maximum measured
output power of 18 dBm at 84 GHz. These results confirm once again the better performances
of the three-stacked transistor over the two-stacked one. If paired with an integrated driver stage
formed by two-way combined two-stacked transistors, the gain can be increased up to 13.6 dB at
77 GHz and the output power can approach saturation: At 78 GHz, 19.6 dBm has been obtained
from the three-stacked power stage.
Eight-way combined two-stacked topologies have been finally realized both in a stand alone
and with a driver stage. In these cases, the amount of losses occurring in the divider and combiner
circuits become important and the performance improvements do not scale as they would in an
ideal case. Furthermore, their complexity makes their behavior more difficult to predict in the
design process. As a result, some more discrepancy between simulations and measurements are
observed. That said, the two-stage eight-way power amplifier exhibit the highest measured output
power among the circuits presented so far: 21.4 dBm is registered at 75 GHz and nearly 25 dBm
has been estimated in simulations.
In summary, two power combining techniques – the novel series voltage stacking and the
more traditional parallel configuration – have been applied concurrently in order to pursue the best
possible performances. Even though some limitations exist in both directions, remarkable results
have been finally obtained.

CHAPTER 6
Conclusion
The focus of this project has been the investigation of suitable topologies for the implementation
of E-band power amplifiers in InP DHBT technology. The stacked-transistor architecture has been
analyzed in detail in small- and large-signal regimes, taking into account also layout-related
parasitics by means of extensive EM simulations. Guidelines for the design procedure of such
a structure are provided as well. Limiting factors related to the particular technology have been
especially identified in unavoidable layout parasitic effects. In particular, the finite length of the
interconnects between consecutive stages introduce undesirable phase misalignment between the
collector voltages, resulting in early compression. However, a lower limit for the spacing between
consecutive transistors exists which is dictated by the process design rules. A technology with a
higher scale of integration, such as SiGe, would take more benefits from this approach, as has been
widely demonstrated in the literature.
Notwithstanding, considering key parameters of power amplifiers, the three-stacked transistor
topology demonstrated here on InP DHBT technology seem to exhibit a good trade-off with respect
to the two-stacked and four-stacked transistors. The two-stacked one can be advantageous for its
small area occupancy and lower bias voltage, but has lower gain and power capabilities. The four-
stacked is affected by a too early compression and cannot reach high saturated power. Moreover,
its high bias voltage is responsible for a degraded PAE. On the other hand it has a very high
small-signal gain. These results have been verified experimentally on fabricated MMIC matched
power cells. For instance, at 81 GHz, the saturated output power of the three- and four-stacked
transistor power cells are comparable, being 15 dBm and 14.9 dBm, respectively. The peak PAE,
however, is higher for the former one, 5.2 % against 3.8 %, because of the lower bias voltage.
Small-signal gain performances are better for the four-stacked power cell, exhibiting a peak |S21|
of 11.4 dB at 83 GHz against 8.6 dB of the three-stacked one.
Once established the limit of voltage power combining, a higher output power can be achieved
by parallel power combining. In this regard, this project dealt with the implementation of full
MMIC multiple-way power amplifiers as well. The designed stacked power cells have been
extensively employed in four- and eight-way combined power stages. For some of them, driver
amplifier stages have allowed to increase the gain. The highest measured output power has been
achieved by a two-stage eight-way combined two-stacked configuration which features higher than
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21.4 dBm at 75 GHz.
This project is based on a 0.7 µm InP DHBT technology developed at III-V Lab whose main
characteristics and figures of merit have been recalled in this thesis. It should be noted that two
variations of the same technology are available: one is optimized for high-speed mixed-signal
applications and the other for analog power applications. All the designs are based and optimized
for the latter, but the fabricated circuits and measured results are from the former. Because of this
mishap, the obtained results are slightly below the expectations. Back-simulations, however, were
carried out and the design principles could be successfully validated.
Even if slightly below the current state-of-the-art of E-band power amplifiers, this work
proposes some new topologies and design approaches which, in the author’s knowledge, have not
been encountered in InP DHBT technology and could be of inspirations for further developments.
6.1 Future Works
Throughout this work, little attention has been given to efficiency optimization. In order to
achieve decent levels of output power, DHBT devices need a considerable amount of dc current to
operate in Class A for linear mode. This condition entails a high level of dc power consumption.
Thus, further investigations are worth to be carried out in order to improve the efficiency, especially
in power back-off. Many techniques are known for efficiency enhancements, but they find wide
applications only at microwave or lower mm-wave frequencies. Extending these techniques or
introducing new ones at higher mm-waves could be one of the next research directions.
Related to efficiency is loss minimization. As is briefly described in this work, passive structures
represent an important part for MMIC design and their modeling is essential for effective design, but
loss minimization requires a technological approach: a thicker metal layer and a thicker dielectric
could result advantageous for power amplifier implementation. With the same goal of improving
performances, other power combining techniques could be investigated as well.
It is true that wireless communications will take place at mm-wave frequency and the E-band
represents one of the most suitable ranges. Many research efforts, however, are being exerted
with the aim of exploiting even higher frequencies and eventually sub-teraherts ranges in order to
increase the transmission capacity. Going on this direction requires aggressive size down-scaling
of transistors and eventually different design approaches. The stacked transistor architecture
could find increasingly wide application in this context where the maximum sustainable voltages
decrease steadily. Moreover, InP devices are still unsurpassed in fact of frequency of operation
and are envisioned to stay at the forefront in many high frequency applications. In light of these
considerations and objectives, this project paves the way towards further developments in mm-wave
power amplifiers design techniques.
APPENDIX A
Measurement Setup
S-parameters measurements for all MMIC power amplifiers have been carried out on wafer
using RF GSG probe tips and the VNA MS4647 by Anritsu. For large-signal measurements,
a custom-made test setup has been implemented, whose conceptual representation is shown in
Fig. A.2(a): a low-frequency sinusoidal signal is generated by the frequency synthesizer 68169B
by Anritsu; the required E-band signal is then obtained by means of the frequency multiplier (×6)
RPG AFM6 capable of a maximum output power of 7 dBm. A 0-50 dB variable attenuator and
the 70-90 GHz medium power amplifier (MPA) RPG 7090 are used together to vary the input
power fed into the device under test (DUT). The output power level is measured with the power
sensor W8486A and the power meter N1914A by Agilent. A shortcoming with this setup is that
the maximum available power at the input probe tip is limited and its frequency dependence over
the E-band range is reported in Fig. A.2(b). This did not represent an issue in measuring simple
power cells, but revealed as a restriction for multiple power-combined circuits, which could not be
operated in saturation.
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Figure A.1: Conceptual representation of the large-signal measurement setup (a) and calibrated
maximum available input power at different frequencies (b).
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(a)
(b)
Figure A.2: Measurement equipment (a) and detail of the probe station with on-going on-wafer
measurement (b).
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Abstract—In this paper we present the design and 
measurements of a two-stage 75-GHz InP Double Heterojunction 
Bipolar Transistor (DHBT) power amplifier (PA). An optimized 
two-stacked transistor power cell has been designed, which 
represents the building block in the power stage as well as in the 
driver stage of the power amplifier. Besides the series voltage 
addition of the stacked structure, parallel power combining 
techniques were adopted to increase the output power of the 
MMIC amplifier, with four-way and eight-way corporate power 
combiners at the driver and power stages, respectively. At 
75 GHz, the power amplifier exhibits a small signal gain of 
G = 12.6 dB, output power at 1-dB compression of 
Pout,1dB = 18.6 dBm and a saturated output power of 
Psat > 21.4 dBm. 
Keywords—Indium phosphide; double heterojunction bipolar 
transistor (DHBT); power amplifier; stacked transistor; power 
combining. 
I.  INTRODUCTION 
The E-band frequency range is well suited for applications 
like backhaul wireless communications (71-76 GHz and 
81-86 GHz), automotive radars (77 GHz), imaging (94 GHz), 
and many others. In such systems, power amplifiers design and 
optimization are of paramount importance for reliable signal 
transmission. To operate at these frequencies, semiconductor 
devices have been heavily downscaled for achieving high 
values of fT and fmax [1]. The downside of this trend is the 
subsequent reduction of the breakdown voltage and output 
power. Many efforts have been deployed to overcome this 
drawback and the most widespread solution is the stacked-
transistor topology, consisting of two or more transistors 
connected in series in a cascode-like configuration [2]-[4]. In 
this way the overall output voltage swing can be significantly 
increased as it is shared equally among the transistors. The 
main difference with respect to the standard cascode is that the 
base (or gate) terminal of the common-base stage is connected 
to ground through a finite impedance (typically a capacitance) 
which plays an important role for interstage matching and 
makes the base (or gate) voltage oscillate together with the 
collector (or drain), preventing voltage breakdown. Another 
beneficial outcome of the stacked topology is an increased 
optimum load impedance, which results in a smaller 
transformation ratio of the matching network improving the 
overall power amplifier efficiency. This is an important aspect 
to consider also for low loss parallel power combining as a 
mean to increase the output power [5].  
So far, the stacked-transistor topology has been widely 
investigated on silicon-based devices due to their limited 
breakdown voltage, especially for CMOS transistors [6]. This 
work represents an attempt to extend the concept to InP 
DHBTs. We propose a 75-GHz two-stage InP DHBT MMIC 
power amplifier using optimized two-stacked transistors as 
basic power cells. In the power stage, they are combined in 
parallel by means of an eight-way corporate power combiner 
implemented with coplanar waveguides (CPW). The same 
power cells are used in the driver stage in a four-way parallel 
combined topology. The InP DHBT technology used in this 
design is briefly described in Section II. In Section III, the main 
features of the power cell and the full MMIC design are 
illustrated. In Section IV, measurements results in small and 
large signal regimes are reported. Conclusions and comments 
follow in Section V. 
II. INP DHBT TECHNOLOGY 
The InP DHBT technology employed in this design is 
optimized for high speed mixed-signal ICs and has been 
developed at III-V Lab [7]. Four-finger transistors featuring 
total active area of 4×0.7×10 μm2, breakdown voltage 
BVceo=4.75 V and fT/fmax=340/370 GHz are used in the power 
cells. A modified UCSD HBT model extracted from previous 
measurements is used in simulations to predict their 
behavior [8]. Passive devices and interconnects are realized on 
a three-layer stack process (met1-met3). It comprises 40Ω/□ 
NiCr resistors and 0.49 fF/μm2 Si3N4 MIM capacitors. Power 
combining, matching networks and bias lines are realized in 
CPW using PtTiAu metallization. 
III. CIRCUIT DESIGN 
A. Power cell 
The schematic of the two-stacked transistor power cell is 
shown in Fig. 1a, where Q1 and Q2 represent the four-finger 
DHBT devices. At the base input of the common-emitter stage, 
the parallel R1-C1 is inserted for stabilizing the power cell at 
low frequencies. Besides stabilization, R1 is also part of the 
base bias network (omitted in the Figure). The two transistors 
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are biased for Class A operation and such that Vce1=Vce2=2.4 V, 
with a DC collector current of Ic=60 mA. This is accomplished 
by means of a self-bias resistive voltage divider R2-R3. The first 
step in the design process of the stacked-transistor is a load-
pull simulation test for the determination of the optimum load 
impendance Zopt,1 of Q1. For optimum power transfer, the input 
impedance of the common-base stage Zin,2 should be matched 
to this value. An approximated analytical formula for 
calculating Zin,2 is given in [9], where its dependence on the 
base capacitance C2 and output load ZL is proved. C2 and ZL 
determine also the magnitude and phase of the RF output 
voltage, which should satisfy the principal objective of the 
stacked transistor, that is in-phase voltage addition. A 
straightforward procedure to find C2 and ZL is reported in [10]. 
Besides self-bias, the role of the feedback network R2-R3 is to 
stabilize the power cell at all frequencies and their values are 
chosen in such a way that the output power and gain are only 
negligibly affected. The interconnection of finite length 
between the two transistors is modeled in the schematic by the 
transmission line L12, which plays a role also for interstage 
impedance matching. The layout of the stacked power cell is 
shown in Fig. 1b, where the single components are highlighted. 
Their values have been chosen after an iterated optimization 
process based on EM-circuit co-simulations carried out on 
ADS Momentum. In Table I, those values are summarized.   
TABLE I.  CIRCUIT PARAMETERS’ VALUES 
R1 C1 C2 R2 R3 
250 Ω 300 fF 80 fF 130 Ω 60 Ω 
 
 From the simulated small signal characteristics reported in 
Fig. 2, it can be seen that the power cell is unconditionally 
stable at all frequencies, with a maximum available gain 
(MAG) of 10 dB at 75 GHz. To evaluate its performance in 
large signal regime, it is useful to examine the dynamic load-
line (Fig. 3a) and the time-domain voltage waveforms (Fig. 3b) 
taken at the collector nodes of Q1 and Q2 when the power cell 
is operating in saturation and with a load impedance 
ZL=Zopt,2=14+j8 Ω. The simulated voltage and current swings 
are within the safe operating area (SOA) and the output power 
is Psat=18 dBm. There is a small phase misalignment between 
the two voltage waveforms vce1 and vce2 introduced by the finite 
interconnection L12. This phase-shift, however, does not harm 
the reliability of the power cell, as the breakdown voltage is 
never exceeded. 
B. MMIC Power Amplifier 
The schematic representation of the two-stage InP DHBT 
power amplifier is shown in Fig. 4a. The power stage is 
composed of eight power cells combined in parallel  by means 
of a corporate combiner implemented in CPW technology with 
characteristic impedance Z0=50 Ω. The four-way combined 
driver stage has been implemented with the same principle. To 
suppress all odd-mode instabilities, 10-Ω resistors have been 
placed midway between adjacent power cells so the even mode 
is not affected. Bias networks are realized with quarter-
wavelength stubs dynamically shorted by shunt capacitors. For 
dc decoupling and to suppress low frequency oscillations, RC 
series are placed close to the bias pads. A microphotograph of 
 
(a) 
 
(b) 
Fig. 1. Two-stacked transistor power cell: (a) schematic view and (b) 
layout view (bias network omitted). 
 
Fig. 2. Simulated Maximum Available Gain (MAG), stability factor K 
and stability meausre B1 of the two-stacked transistor power cell 
(a)                                                     (b) 
Fig. 3.     Simulated dynamic load-line (a) and voltage waveforms (b) taken 
at the collector nodes of Q1 and Q2 with saturated output power 
Psat=18 dBm and ZL=Zopt,2=14+j8 Ω at 75 GHz. 
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the InP DHBT power amplifier is shown in Fig. 4b. The MMIC 
size is 2.4×3.0 mm2. 
IV. EXPERIMENTAL RESULTS 
A. S-parameters 
Power amplifier characterization has been carried out on 
wafer with RF GSG probes. S-parameters have been measured 
with an Anritsu VNA MS4647. In Fig. 5, measured 
S-parameters are compared with EM-circuit co-simulation 
results obtained on Keysight ADS. It can be seen that the 
measured data are slightly down-shifted in frequency with 
respect to simulations. The measured input return loss (Fig. 
5a) is comparable with the simulated one and it is even higher 
between 75 GHz and 81 GHz, being better than 15 dB. The 
maximum measured gain is 11 dB at 74 GHz. The same value 
was obtained in simulation at 81 GHz. In Fig. 5b, the output 
return loss and the reverse isolation are shown. The latter is 
better than 25 dB at all frequencies. 
B. Large signal measurements 
The large signal behavior of the InP DHBT power 
amplifier has been measured at 75 GHz with a custom-made 
setup illustrated in Fig. 6. The sinusoidal signal source at 
12.5 GHz is generated by the frequency synthesizer 68169B 
by Anritsu. The required 75-GHz signal is then obtained by 
means of the frequency multiplier (×6) RPG AFM6, which 
features a maximum output power of 7 dBm. A variable 
attenuator 0-50 dB is used for making the power sweep 
possible, and the medium power amplifier (MPA) RPG 7090 
is used to restore acceptable levels of power fed into the 
device under test (DUT). The output power level is detected 
by the power sensor W8486A from Agilent and measured by 
the power meter Agilent N1914A. After calibration, it was 
found that the maximum power at the input probe-tips with 
this setup is 12.2 dBm, not enough to bring the power 
amplifier under test to saturation. The maximum measured 
output power, not corresponding to the saturated one, is 
21.4 dBm and the 1-dB compression point is 18.6 dBm. The 
linear power gain is 12.6 dB, which seems optimistic if 
compared to S-parameter measurements. The small 
discrepancy could be attributed to the not perfectly calibrated 
homemade setup. The maximum PAE resulted in a quite 
low 3% due to the high DC current absorbed by the power 
amplifier and flowing to the resistive self-bias networks. In the 
small signal regime, the implemented power amplifier seems 
to exhibit better performances than the simulated one, but 
 
(a) 
 
      
 (b) 
Fig. 4.   Schematic representation (a) and chip microphotograph (b) of the 
two-stage InP DHBT power amplifier. The MMIC size is is 2.4×3.0 mm2. 
 
 
(a) 
 
(b) 
Fig. 5   Simulated (solid line) and measured (solid line with symbols) 
S-parameters of the designed power amplifier. 
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compression occurs earlier than predicted. Observing the 
output return loss in Fig. 5b, it can be inferred that, because of 
the frequency shift, the power amplifier is terminated with an 
output load slightly different from the optimum. This may be 
the reason for an early compression.  
V. CONCLUSIONS 
An InP DHBT power amplifier based on two-stacked 
transistors operating around 75 GHz has been designed and 
reported in this work. The operating principle of the basic 
power cell structure has been discussed. It has been optimized 
by EM-circuit co-simulations and its key performances have 
been highlighted. The power amplifier is made up of two 
stages: an eight-way combined power stage driven by a four-
way combined driver stage. Power combination is realized 
with low loss corporate architectures implemented with CPW 
lines. Despite the fact that the transistors were optimized for 
high-speed mixed-signal applications, more than 21 dBm of 
output power and 12.6 dB of linear power gain have been 
obtained. Higher performances are expected from a power-
optimized process currently underway. Moreover, a dedicated 
large signal measurement setup will allow the power amplifier 
to be fully saturated. 
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Fig. 6.   Concept diagram of the large signal measurement setup at 
75 GHz.  
Fig. 7.   Large signal characterization of the designed InP DHBT power 
amplifier at 75 GHz. 
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Abstract  —  The stacked-transistor concept for power amplifiers 
(PA) has been investigated in this work. Specifically, this 
architecture has been applied in the design of millimeter-wave 
monolithic microwave integrated circuits (MMICs) using indium 
phosphide (InP) double heterojunction bipolar transistors 
(DHBTs). In this paper we describe the design methodology 
adopted and the results obtained at 86 GHz and 140 GHz. In the 
former case, 14.5 dBm of output power at the compression point, 
14.5 dB of gain and 19.6 % of PAE are obtained from a four-
transistor power cell. At 140 GHz, the same architecture gives 
13.1 dBm of output power, 10.1 dB of gain and 13 % of PAE. To 
the best of the authors’ knowledge, this is the first investigation 
of multi-level stacked PAs based on InP HBT technology. 
Index Terms — Heterojunction bipolar transistor (HBT), 
Millimeter wave integrated circuits, MMIC, power amplifier, 
stacked transistors. 
I.  INTRODUCTION 
Recently, wireless communications and radar applications 
are increasingly taking place at millimeter-wave bands. The 
aim behind this trend is to exploit the large bandwidths 
available at these frequencies. It is well known, however, that 
the main limitations of these systems are imposed by the 
power amplifier capabilities. In MMIC technology, one of the 
most challenging issues is the limited breakdown voltage of 
the transistors, which limits the output voltage swing. This 
aspect is becoming more and more critical with the continuous 
downscaling of devices.  
To overcome the limited breakdown voltage, the series 
combination of transistors in stacked architectures is currently 
under investigation [1]-[4]. Stacking n devices, the overall 
output voltage swing can be n times larger than a single device 
and, as the current swing is the same, it results in an output 
power n times higher. Moreover, the optimum load impedance 
is increased by the same factor n, allowing the implementation 
of low-loss and broadband matching networks. In order to 
optimize the output power, the voltages across the devices 
must be of the same amplitude and phase-aligned. The latter 
condition is particularly challenging at millimeter-wave 
frequencies due to parasitic effects. This stacking concept has 
been widely investigated with FET transistors, but only a few 
works have been applied to bipolar transistors (e.g. [5]).    
InP DHBT technology has proven attractive for its power 
handling capabilities at high millimeter-wave frequencies [6]. 
A millimeter-wave interstage matched Cascode configuration 
in InP DHBT was reported in [7]. In this work we investigate 
the possibility to implement multi-level stacked power 
amplifiers by using InP DHBTs at high millimeter-wave 
frequencies. We describe the procedure that can be followed 
in the design-flow of a stacked power-cell. This methodology 
has been adopted at two different frequencies (86 GHz and 
140 GHz) and the corresponding results are compared. 
II. DEVICES AND CIRCUIT OVERVIEW 
In this work, InP DHBT single-finger devices are used to 
investigate the circuit topology. They are characterized by a 
collector-emitter breakdown voltage BVCE0=4.9 V and 
fT/fmax=330/420 GHz when biased at Vce=2.4 V and IC=15 
mA. In the design process, the non-linear UCSD HBT model 
is employed in circuit simulations.  
In Fig. 1, the architecture of a four-transistor stacked power 
cell is shown. At the output of the common-emitter stage, a 
series of common-base stages is connected. The base 
terminals are connected to finite impedances through the 
capacitances Ck, so they are not tied to the ground voltage. 
This reduces the base-collector voltage swing and the relative 
breakdown is prevented. In order to maximize the 
performances of the circuit, each transistor should be matched 
Fig. 1. Circuit schematic of a four-transistor stacked power cell. 
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for maximum output power, and the corresponding optimum 
impedance Zopt,k should be connected to its output. For this 
purpose, shunt inductors Lk-1,k are used as inter-stage matching 
between the transistors.  
The amplitude of the overall output voltage is equally 
distributed among the devices. Moreover, for efficient power 
combining and for preventing collector-emitter breakdown, 
voltage phase-alignment is required. The following expression 
has to be satisfied: 
1
1,
,
−
⋅
=
−
k
vk
v kckc ,                               (1) 
vc,k being the collector voltage of the k-th transistor. 
All these requirements are accomplished by properly 
choosing the values of Ck  and  Lk-1,k  as described next. 
III. DESIGN METHODOLOGY 
The first step in the design of the stacked power cell is to 
identify the optimum load of the common emitter-stage (Zopt,1) 
through a load-pull simulation. The input impedance to the 
second stage, then, should be identical. In this regard, the 
circuit of Fig. 2 is used to evaluate Yin,2, which is directly 
related to the values of C2, L1,2, and to the load admittance 
YL,2, which will coincide with the input admittance of the third 
stage. Due to the parasitic capacitances of the transistor, it is 
expected that the load susceptance must be negative.  
In order to comply with (1), the first guess of the design is 
done by setting  GL,2 = 0.5×Re{1/Zopt,1}. In this condition, the 
values of  C2  and  BL,2  must be found in such a way to make 
vx  and  vL,2  phase-aligned and  Re{Yin,2}=Re{1/Zopt,1}. At this 
point,  vx  and  vL,2  are close to satisfy (1), but not exactly. In 
fact  vL,2 < 2·vx  due to the intrinsic ohmic losses of the 
transistor that are taken into account in the model. For this 
reason,  GL,2  is slightly decreased and a new iteration is 
carried out. This procedure can be repeated a few times until 
(1) is perfectly satisfied. The next step is to make 
Im{Yin,2}=Im{1/Zopt,1}  by properly tuning the value of  L1,2.  
At this point, a two-transistor power cell has been designed. If 
we perform a load-pull simulation on this power cell, it turns 
out that the optimum load admittance 1/Zopt,2 is close to  
YL,2=GL,2-jBL,2  just found, so the latter could be used as the 
starting point to design the third stage following the procedure 
just described. 
In the Smith chart of Fig. 3, the optimum load admittances 
found in load-pull simulations for each stage are reported 
together with the admittances YL,k found following our 
methodology. In some sense, their proximity is not surprising, 
as an admittance found from load-pull different from YL,k 
would cause a mismatch between Qk and Qk+1, and hence a 
loss of power.   
IV. SIMULATION RESULTS 
 
Following the design-flow described above, two four-
transistor power cells have been implemented: one at 86 GHz 
Fig. 2. Circuit schematic of the k-th stage of the power cell used 
to estimate Ck and Lk-1,k  (bias details omitted). 
Fig. 3. Comparison between the admittances found by load-pull 
simulations (green) and the ones previously found (blue). 
Fig. 4. Simulated voltage waveforms at each collector of the four-
transistor stacked power cell at 86 GHz 
and one at 140 GHz, respectively. In Fig. 4, the voltage 
waveforms at each collector are depicted together with the 
input voltage waveform at 86 GHz. The input power has been 
set to Pin=0 dBm, which corresponds to the 1-dB compression 
point of the power cell designed at 86 GHz. It can be seen that 
the breakdown voltage of 4.9 V is never exceeded and (1) is 
satisfied in magnitude as well as in phase. This guarantees a 
high efficiency of the stacked power cell. A similar set of 
waveforms is obtained for the 140 GHz power cell and also in 
this case the condition (1) is satisfied.  
Power sweep simulations have been carried out on the two 
power cells and the relative results are compared in Fig. 5. At 
the compression point, the power cell designed at 86 GHz 
exhibits an output power of 14.5 dBm, a gain of 14.5 dB and a 
power-added efficiency (PAE) of 19.6 %. For the power cell 
designed at 140 GHz, compression occurs with an input power 
equal to 3 dBm. At this point the output power is 13.1 dBm 
and the corresponding gain is 10.1 dB and PAE is 13 %.  
It is clear that during the design flow of the four-transistor 
power cell, the intermediate steps are the design of the two- 
and three-transistor power cells. The output power of them has 
been monitored as well. In Fig. 6, the output power as a 
function of the number of transistors has been reported for 
both cases (86 GHz and 140 GHz). Taking the common-
emitter stage as a reference (one-transistor), it can be seen that 
the total incremental output power is 5 dBm for the 86 GHz 
case and 4.5 dBm for the 140 GHz case. 
V.  CONCLUSIONS 
In this work we have investigated the possibility to apply 
the transistor-stacking concept to InP DHBT power amplifiers 
operating at high millimeter-wave frequencies. An effective 
design procedure has been described and applied to two 
different four-transistor stacked power cells operating at 86 
GHz and 140 GHz, respectively. As expected, the 
performance is better at 86 GHz, however, the output power at 
140 GHz is comparable and a driver amplifier could be used 
for compensating the lower gain. This work can pave the way 
for new millimeter-wave stacked power amplifier topologies 
still unexplored in InP technology. 
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Abstract—This work presents the design of a planar ultra-
wideband (UWB) four-way power divider/combiner. A prototype 
has been fabricated on a printed circuit board and characterized. 
For achieving the frequency response required in UWB 
applications, each branch of the divider is conceived as a three-
section Chebyshev impedance transformer. The defected ground 
structure (DGS) technique has been used to obtain the required 
high impedance lines. The power divider’s insertion loss is 1 dB 
at 3.1 GHz and 2.9 dB at 10 GHz; the input reflection is lower 
than -10 dB, and the isolation between the output ports is better 
than 13 dB from 3 GHz to 10 GHz. A back-to-back configuration 
has been implemented as well. Its insertion loss is lower than 
5 dB and its input reflection is lower than -10 dB over the UWB 
frequency range.  
Keywords—Power divider; ultra-wideband; defected ground 
structure. 
I. INTRODUCTION
Equiphase and equiamplitude n-way power 
combiners/dividers are essential components in many 
microwave systems, including power amplifiers, oscillators and
antenna arrays. The Wilkinson power divider is perhaps the 
most popular due to its simple design and good performances 
in terms of losses, matching and isolation [1]. In the original 
formulation, the Wilkinson power divider utilizes a single 
quarter-wavelength impedance transformer section, which 
limits its fractional bandwidth. A wider bandwidth can be 
attained by means of a multiple-section divider, where each 
line is a stepped-impedance transformer designed for a 
maximally flat or equiripple response [2], [3]. The working 
principle, in either case (single- or multiple-section), relies on 
the electrical symmetry of the structure, allowing the isolation 
resistors to be connected to a central common node and 
suppress odd-mode propagations. For a planar implementation, 
known as fork power divider, perfect electrical symmetry is 
harder to obtain (unless n=2), and compensation techniques 
have to be adopted to make the external lines having the same 
electrical characteristics as the internal ones [4]. The corporate 
power combiner/divider, employing several 2-way Wilkinson, 
can offer an increased level of symmetry [5]-[7], but it is
limited to cases where n is a power of two. Moreover, it may 
occupy a large area and exhibit relatively high losses [8], [9]. 
In this work, the design of a planar four-way three-section 
power combiner/divider suitable for ultra-wideband (UWB) 
applications is presented [10]. It provides a frequency range 
spanning from 3.1 GHz to 10.6 GHz and features a Chebyshev 
response. In such a design, lines with a high characteristic
impedance are needed. Given a microstrip technology with a
fixed substrate, the way to increase the characteristic 
impedance is to reduce the line width, eventually down to the 
limit of reliable manufacturability. To overcome this limit and 
obtain even higher values, the Defected Ground Structure 
(DGS) technique [11] has been exploited in this design. By 
lengthening the return path of the current, a higher value of the 
series inductance is obtained, so a line with high characteristic 
impedance has been realized and used as the first section of the 
Chebyshev power divider  
In what follows, the circuit description and the design 
procedure of the divider are summarized. Its implementation 
and experimental results are reported. A back-to-back 
configuration is also presented with measurements results. 
II. CIRCUIT DESIGN
A general schematic diagram of a three-section four-way 
power divider is shown in Fig. 1. A rigorous analysis should 
consider all possible excitation modes (one even-mode and 
three odd-modes in this case) and, by imposing a specific 
response in terms of reflection coefficients and isolation, 
should provide design formulas for calculating the 
characteristic impedances Zk and the isolation resistances Rkx
and Rki (k=1,2,3) [12]. k denotes the electrical length of the
Z0
Z1, 1
Z1, 1
Z1, 1
Z1, 1 Z2, 2 Z3, 3 Z0
Z2, 2 Z3, 3 Z0
Z2, 2 Z3, 3 Z0
Z2, 2 Z3, 3 Z0
1
2
3
4
5
R1x
R1x
R1i
R2x
R2x
R2i
R3x
R3x
R3i
Fig. 1. Circuit schematic of a planar three-section four-way power 
combiner/divider
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lines and should be equal to /2 at the center frequency (7 
GHz in our case). The design starts by considering the even-
mode equivalent circuit, which consists of a three-section 
stepped-impedance line with characteristic impedances Zk,
transforming the Z0 load up to 4Z0. In this design, it was
decided to optimize the bandwidth and tolerate a small ripple,
so the choice was to make the reflection coefficient having a 
Chebyshev response with a maximum value of -10 dB over
the UWB frequency range. Considering the standard load 
termination Z0=50   	
	  	 	-known tables 
available in the literature [2] led us to select Z1Z2=100 
Z3 Isolation resistors can be found by imposing 
the suppression of all odd-modes. Exact theoretical formulas
are given in [12] and in this case they give R1x=R1i 
R2x=R2iR3x=R3i. Because of the not perfect 
electrical symmetry, in real design RkxRki resulted, and
slightly different values were obtained after EM optimization.
Moreover, the connections between the resistors introduce 
significant parasitic effects that harm the performances of the 
divider [13], and they have been taken into account and 
alleviated as much as possible. 
III. MICROSTRIP IMPLEMENTATION
A. Technology
The technology selected for this power divider is Rogers 
RO4003C, a 0.81 mm thick ceramic substrate with relative 
permittivity r=    !" #$ thin 
copper layers on top and bottom. Resistors are implemented 
with S0402 SMD components. Keysight ADS has been used 
for circuit and EM simulations.
B. Defected Ground Structures
With the available fabrication tools, an acceptable 
accuracy is guaranteed for lines wider than 0.4 mm. In Fig. 2a, 
the layout of a 6.7 mm long (corresponding to a quarter-
wavelength), 0.4 mm wide microstrip line is shown with its 
characteristic impedance obtained from EM simulations. In
this technology, aro%   & '		 '	 over the 
UWB frequency range, so it works for the second section of 
the impedance transformer. To obtain Z1   *+ &
been drawn underneath a line of the same width (Fig. 2b). In 
light of the radial configuration of the full power divider, 
where all lines converge to the common input port, a 
trapezoidal shape has been selected for the DGS structure, 
whose dimensions have been established after an iterative 
optimization process. EM simulation results show a significant 
increase of the characteristic impedance. The DGS technique 
proved to be beneficial also when applied to the resistors’ 
connections. Indeed, by lowering their parasitic capacitance to 
ground, it allows the frequency response of the divider to be
unaffected. 
1
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4
5
(a)
(b)
Fig. 3. Top (a) and bottom (b) views of the fabricated power 
divider/combiner
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Fig. 2. EM-simulated characteristic impedance for a standard microstrip 
line (a) and for a microstrip with DGS structure (b) on Rogers RO4003C. 
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C. Power Divider Layout
In Fig. 3a and 3b, the top view and the bottom view of the 
power divider are illustrated, respectively. Excluding the SMA 
connectors, it has a 44.9×57.8 mm2 area. Having all output 
ports geometrically aligned, it is well suited for power 
amplifier applications, where it can be used as a combiner as 
well. A high combining efficiency is ensured by bending the 
central lines so that all ports have the same phase 
characteristics. EM simulations in ADS Momentum and 
iterative optimizations allowed us to select the optimum line 
widths and resistors’ values, summarized in Table I. It was 
found that resistors R2i, R3i and R3x do not improve isolation 
and matching significantly. Instead they introduce extra-
losses, so they were eliminated from the design.
TABLE I. OPTIMIZED LINE WIDTHS AND RESISTOR VALUES
k=1 k=2 k=3
Zk 0.4 mm with DGS (140 : $$;: $$;:
Rkx <>>  open
Rki > open open
IV. MEASUREMENTS RESULTS AND DISCUSSION
Measurements have been carried out using the two-port 
VNA Hewlett Packard 8720D and compared with EM 
simulation results. In Fig. 4a, the insertion loss and the input 
reflection of the divider are reported. The reflection is well 
below -10 dB from 2.5 GHz to 11 GHz, even outperforming 
the UWB requirements, and it has the desired typical shape of 
a third order Chebyshev polynomial. In addition to the 
theoretical 6 dB, the insertion loss of the four-way power 
divider is 1 dB at 3.1 GHz and slightly increases at higher 
frequencies, reaching 2.9 dB at 10 GHz. Rather than being a 
design-related issue, it can be easily attributed to the relatively 
low-cost technology. Indeed, good agreement can be seen 
between simulations and measurements. In Fig. 4b, the output 
ports reflections are shown. Due to the adopted tradeoff 
between losses and matching in selecting the resistors, the 
output matching is not perfect, especially below 4 GHz, where 
the divider exhibits up to -6.5 dB of reflection at 3.1 GHz. At 
higher frequencies it behaves better, and only in a few 
frequency points the reflection is higher than -10 dB. Another 
issue that can be noted from these plots is the relative 
asymmetry: while internal ports 3 and 4 are practically 
identical, a small difference exists between the external ports 2 
and 5. Again, this is due to fabrication uncertainties rather than 
design issues. Isolation between the output ports is reported in 
Fig. 4c. The best isolation performances are seen between 
ports 3 and 4, being better than 15 dB over the whole UWB 
range. Only slightly worse, 14 dB, is the isolation between 
ports 2 and 4. In all other cases, 13 dB, at worst, is observed.
The electrical symmetry of the proposed power divider can
be further analyzed by looking at Fig. 5a and Fig. 5b, where 
the measured amplitude imbalance and phase imbalance are 
reported, respectively, and compared with simulations. The 
highest amplitude imbalance exhibited by the power divider is 
0.6 dB in absolute value. Performance degradation is more 
significant only above 7 GHz. While the amplitude imbalance 
between ports 2 and 3 can be attributed to the different 
electrical characteristics between the lines (straight and 
bended for instance), the imbalance between ports 2 and 5, 
which should be perfectly symmetric, can only be due to 
fabrication and/or resistors’ uncertainties. Regarding the phase 
imbalance reported in Fig. 5b, it can be seen that it is only 4º 
under 8 GHz between all ports. At higher frequencies, the
phase imbalance reaches 6º between ports 2 and 4, and 8º
between ports 2 and 5.
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Fig. 4. Simulated and measured responses of the power divider: input 
reflection and insertion loss (a); ouput reflections (b); isolation between the 
output ports (c).
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V. BACK-TO-BACK CONFIGURATION
In power amplifier design, it is common practice to 
employ several power devices in parallel in order to achieve 
higher RF transmitting power, so a power divider is needed to 
split the input signal. Unless the amplified signals are fed to a 
transmitting antenna array, they need to be recombined. This 
is often done by reversing a copy of the divider. To account of 
all the losses taking place in the passive circuits of the power 
amplifier, the performances of a back-to-back structure have 
been investigated. In Fig. 6a, the back-to-back configuration 
of our power divider/combiner is shown, and in Fig. 6b, its 
measured frequency response is reported and compared with 
simulations. Besides the good agreement between the two, it 
can be seen that the insertion loss is lower than 2 dB at 3 GHz,
but increases at higher frequencies, reaching 5 dB at 10 GHz. 
Reflections are lower than -10 dB.
VI. CONCLUSIONS
In this work, an ultra-wideband planar four-way power 
divider/combiner with a Chebyshev response, suitable for 
power amplifiers, has been designed and investigated. The 
defected ground structure technique has been used to realize 
the high impedance lines. Some tradeoffs in the choice of the 
isolation resistors and a relatively low-cost technology are 
responsible for moderate losses at high frequencies. Very good 
agreement between measurements and simulations has been 
observed. Prospective works could include implementations of 
the same concept on other technologies and/or higher 
frequencies of operation, eventually millimeter-waves.  
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